Home » Press Room » Technical Papers » Page 2
Clustered Virtual-Vertical Integration (CVVI) / Business Models for the System-Chip Era (FSA)
Emerging Technology and Business Solutions for System Chips
A New Silicon Way: Generating Semiconductor-Intelligence Paradigm with a Virtual Moore's Law Economics and Heterogeneous Technologies
The Abu Dhabi AI Summit-Symbiotic Growth between Semiconductor and AI Industries for Booming IntelligenceN Economy
【Members Only – Log in to view the full article】ESWEEK 2025 - Embedded System Week - Dr Nicky Lu's Slide Deck
【Members Only – Log in to view the full article】Challenges to Symbiotic Growth of Semiconductor & AI Industries: A 2nd-Path Moore's Law Scaling for Deep, Broad, and Exponential Intelligence Economics
【Members Only – Log in to view the full article】A Second-Path Moore's Law Scaling (2PMLS) Below 10nm to Optimize PPACT- Part I: Inventions on Outside-Gate Structures for Fin/GAA-Transistors and 6T SRAM Cells with Modeling Results
An Interview with Dr. Nicky Lu by IEEE CAS
Remembering Dr. Simon Sze (施敏院士): A Seminal Figure in Semiconductor Technology, Mentor, and Visionary
What is KGD? Understanding the definition, functions, and application examples of KGD.