


SPI NAND Flash Datasheet

Serial Peripheral Interface (SPI)

Model EM73C044VCG-H

SPI NAND Part Numbering Information

Etron SPI NAND Flash devices are categorized in the following diagram based on the features and densities



Etron Technology, Inc. reserves the right to change products or specification without notice.

Revision History

Rev	Date	Comments
1.0	September 13, 2023	Initial release

Contents

1	Introduction	
	1.1 Features	
	1.2 General Description	
	1.3 Memory Mapping Diagram	
	1.4 Pin Configuration	
	1.5 Array Organization	
2	Device Operation	
	2.1 SPI Mode	12
	2.2 Hold Mode	14
	2.3 Write Protection Mode	15
3	Commands Description	16
4	Write Operations	17
5	Feature Operations	18
6	Read Operations	19
	6.1 Read ID (9FH)	
	6.2 Page Read	
7	Program Operations	
	7.1 Program Load (PL) (02H)	
	7.2 Program Load x4 IO (PL x4) (32H)	
	7.3 Program Execute (PE) (10H)	26
8	Erase Operation- Block Erase (D8H)	27
9	Power-On Process and Reset Operation	
10	One-Time Programmable (OTP) Function	
	10.1 OTP Definition	
	10.2 OTP Read	
	10.3 OTP Program	
	10.4 OTP Data Protection and Program Prevention	
11	Hardware Write Protection (HWP)	
12	Permanent Block Protection (PBP)	
	12.1 Permanent Block Protection (PBP) lock down	
40	12.2 Block Protection Status	
13	Status Register	
14	Bad Block Management	36
15	Absolute Maximum Ratings	
16	Characteristics	
17	Package Outline Information	40

SPI NAND Flash

EtronTech

List of Figures

Figure 1-1. Functional Block Diagram	8
Figure 1-2. Memory Mapping Diagram	9
Figure 1-3. Pin Assignments	10
Figure 1-4. Array Organization	11
Figure 2-1. Timing Diagram of SPI Modes	12
Figure 2-2. Hold Condition Diagram	14
Figure 4-1. Write Enable (06H) Sequence Diagram	17
Figure 4-2. Write Disable (04H) Sequence Diagram	17
Figure 5-1. Get Feature (0FH) Sequence Diagram	18
Figure 5-2. Set Feature (1FH) Sequence Diagram	18
Figure 6-1. Read ID (9FH) Sequence Diagram	19
Figure 6-2. Page Read to Cache (13H) Sequence Diagram	20
Figure 6-3. Read from Cache x1 IO (03H/0BH) Sequence Diagram	21
Figure 6-4. Read from Cache x2 IO (3BH) Sequence Diagram	21
Figure 6-5. Read from Cache x4 IO (6BH) Sequence Diagram	22
Figure 6-6. Read from Cache Dual IO (BBH) Sequence Diagram	23
Figure 6-7. Read from Cache Quad (EBH) Sequence Diagram	23
Figure 7-1. Program Load (02H) Sequence Diagram	24
Figure 7-2. Program Load x4 IO (32H) Sequence Diagram	25
Figure 7-3. Program Execute (10H) Sequence Diagram	26
Figure 8-1. Block Erase (D8H) Sequence Diagram	27
Figure 9-1. Power Up Timing Diagram	28
Figure 12-1. Program PBP Setting (2CH) Sequence Diagram	32
Figure 12-2. Read Block Protection Status (7AH) Sequence Diagram	34
Figure 14-1. Bad Block Test Flow	36
Figure 16-1. Serial Input Timing	39
Figure 16-2. Serial Output Timing	39
Figure 16-3. WP# Timing	39
Figure 17-1, LGA (8 x 6 x 0.8mm) Package Outline Drawing Information	. 41

SPI NAND Flash

EtronTech

List of Tables

Table 1-1. Product Information	7
Table 1-2. Pin Descriptions	10
Table 1-3. Array Descriptions	11
Table 3-1. SPI NAND Command Set	16
Table 5-1. Feature Register Table	18
Table 6-1. ID Definition Table	19
Table 10-1. OTP State	29
Table 11-1. Block Protect Bits Table (A0H [6:2])	31
Table 12-1. Program PBP Parameter Setting Table	33
Table 12-2. Block Lock Status Register Table	34
Table 13-1. Status Register Bit Description	35
Table 14-1. Valid Block Information	36
Table 15-1. Absolute Maximum Ratings	37
Table 16-1. Operation Characteristics	37
Table 16-2. DC Characteristics	37
Table 16-3. AC Characteristics (T = -40 ~ 85°C, V = 2.7 ~ 3.6V, CL = 30pF)	38
Table 17-1. LGA (8 x 6 x 0.8mm) Dimension Table	40

1 Introduction

1.1 Features

■ Flash Features

- Block Size: (Page size)×(64 page/block)

- Page Size: 2048 + 64 bytes

- SPI Capacity: 1Gb (1024 blocks)

■ SPI power supply voltage

- Full voltage range for 3.3V: 2.7 to 3.6V

■ Clock Frequency

- Up to 104MHz (for VCC 3.3V)

■ Standard, Dual and Quad SPI

- Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#

- Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD#

- Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3

■ Performance (Typical)

- Page Program Time: 350us

- Page Read Time: 45us

- Block Erase Time: 4ms

■ Reliability

- On-chip ECC correction Program
- Blocks 0-7 are good at the time of shipment
- 100,000 Program / Erase cycles (Typical)
- 10 Year Data Retention (Typical)

■ Package (Pb Free and Halogen Free)

- 8-pin LGA-8 (8 x 6 x 0.8mm)

■ Temperature

- Operating Temperature: -40°C to +85°C

■ Security Features

- One Time Programmable (OTP) area
- Hardware program/erase disabled during power transition
- Volatile and Permanent Block Protection

Table 1-1. Product Information

Part Number	Density	VCC	ECC	Page Size	Block	Device	Package
EM73C044VCG-H	1Gbits	3.3V	4bit	2048+64 Bytes	64 Pages	1024 Blocks	LGA-8

1.2 General Description

SPI (Serial Peripheral Interface) NAND Flash provides a low cost and low pin count solution to alternate SPI-NOR in high density non-volatile memory storage solution for embedded systems.

SPI NAND Flash is an SLC NAND Flash memory device based on the standard parallel NAND Flash. The serial electrical interface follows the industry-standard serial peripheral interface. The command sets is similar to the SPI-NOR command sets but with some modifications to handle NAND specific functions and new features are added to extend applications. The SPI NAND flash device has total 8 pin count, including six signal lines plus VCC and GND.

Each block of the serial NAND Flash device is subdivided into 64 programmable pages. Each page consists of a data storage region and a spare area. The data storage region is used to storage data user programmed and the spare area is typically used for memory management and error correction functions.




Figure 1-1. Functional Block Diagram

1.3 Memory Mapping Diagram




Figure 1-2. Memory Mapping Diagram

Notes:

1. RA: Row Address. The RA can to index and select the block.

RA[5:0]: for Page Range 0~63.

RA[15:6]: for 1G, have 0~1023 blocks range.

CA: Column Address. The CA[11:0] can only access 0~2111 bytes, include 2K(2048)bytes and 64Byte *OOB.
 *OOB: Each page of a NAND flash has an "out of band" (OOB) area to hold Error Correcting Code (ECC) and other metadata.

1.4 Pin Configuration




Figure 1-3. Pin Assignments

Table 1-2. Pin Descriptions

Pin Name	Туре	Description	
SCLK	Input	Serial Clock	
SI/SIO0	I/O	Serial Data Input / Serial Data IO0	
SO/SIO1	I/O	Serial Data Output / Serial Data IO1	
WP#/SIO2	I/O	Write Protect / Serial Data IO2	
Hold#/SIO3	I/O	Hold / Serial Data IO3	
CS#	Input	Chip Select	
VCC	Supply	Power Supply	
VSS	Ground	Ground	


Note:

- 1. A 0.1 µF capacitor should be connected between the VCC Supply Voltage pin and the Vss Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.
- 2. An internal voltage detector disables all functions whenever VCC is below 1.8V to protect the device from any involuntary program/erase during power transitions.

1.5 Array Organization

Table 1-3. Array Descriptions

Density	Number of Blocks	Number of Pages	Page Size	Device Size
1G	1024	64	2K+64B	128MB+4MB



- 1 page (program unit) = (2K+64) bytes
- 1 block (Erase unit) = (2K+64)*64 pages = (128K + 4K) bytes
- 1G device = (128K+4K)*1024 blocks = (128MB+4MB)

Figure 1-4. Array Organization

2 Device Operation

2.1 SPI Mode

SPI NAND supports two SPI modes:

- CPOL = 0, CPHA = 0 (Mode 0)
- CPOL = 1, CPHA = 1 (Mode 3)

Input data is latched in on the rising edge of SCLK and output data is available on the falling edge of SCLK for both mode 0 and mode 3. The timing diagrams shown in this data sheet are mode 0.




Figure 2-1. Timing Diagram of SPI Modes

Note:

- 1. SCLK provides interface timing for SPI NAND. Address, data and commands are latched on the rising edge of SCLK. Data is placed on SO at the falling edge of SCLK.
- 2. When CS# is 0, the device is placed in active mode. When CS# goes 1, the device is placed in inactive mode and SO is High-Z.

2.1.1 Standard SPI

Standard serial peripheral interface on four signals bus: System Clock (SCLK), Chip Select (CS#), Serial Data In (SI) and Serial Data Out (SO).

2.1.2 **Dual SPI**

The device supports dual SPI operation with x2 and dual IO commands. These commands allow data to be transferred to or from the device at two times of rates of Standard SPI operation. The SI and the SO become bi-directional I/O pins: SIO0 and SIO1.

2.1.3 Quad SPI

The device supports the x4 and Quad commands operation. These commands allow data to be transferred to or from the device at four times of rates of Standard SPI operation. The SI and the SO become bi-directional I/O pins: SIO0 and SIO1. The WP# and the HOLD# pins become SIO2 and SIO3.

2.2 Hold Mode

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of writing status register, programming or erasing in progress.




Figure 2-2. Hold Condition Diagram

Note:

Hold mode starts at the falling edge of HOLD# provided SCLK is also LOW. If SCLK is HIGH when HOLD# goes LOW, hold mode begins after the next falling edge of SCLK.

2.3 Write Protection Mode

Two security methods are described below:

Hardware Write Protection (HWP)

The HWP feature can protect all blocks, or one selected range of contiguous blocks, from erase and program operations. After a power-cycle, all blocks are protected as the BP[3:0] bits are high (see Block protection feature register(A0h).)The SET FEATURE command must be issued to alter the state of block protection. A Reset command will not reset the A0h register and therefore will not modify the block protection state. When a PROGRAM/ERASE command is issued to a locked block, a status register P_Fail bit or E_Fail bit will beset to indicate the operation failure.

Permanent Block Protection (PBP)

The PBP parameter settings will be maintained after a power cycle. The PBP method can protect up to 64 blocks (blocks 0 to 63) organized in groups of 4 contiguous blocks. Each group can be protected individually and are permanently protected.

3 Commands Description

Table 3-1. SPI NAND Command Set

Command	Op Code	2 nd Byte	3 rd Byte	4 th Byte	5 th Byte	6 th Byte	N th Byte
Write Disable	04H	-	-	-	-	-	1
Write Enable	06H	-	-	-	-	-	ı
Block Erase (Block size)	D8H	A23-A16	A15-A8	A7-A0	-	-	1
Program Load	02H	A15-A8	A7-A0	D7-D0	Next data	Next data	-
Program Load x4 IO	32H	A15-A8	A7-A0	(D7-D0)x4	Next data	Next data	-
Program Execute	10H	A23-A16	A15-A8	A7-A0	-	-	-
Block Protection Status	7AH	A23-A16	A15-A8	A7-A0	Dummy	D7-D0	-
Program PBP Setting	2CH	A23-A16	A15-A8	A7-A0	-	-	-
Page Read (to Cache)	13H	A23-A16	A15-A8	A7-A0	-	-	-
Read from Cache x1 IO	03H/0BH	A15-A8	A7-A0	Dummy	D7-D0	Next data	Wrap
Read from Cache x2 IO	3BH	A15-A8	A7-A0	Dummy	(D7-D0)x2	Next data	Wrap
Read from Cache x4 IO	6BH	A15-A8	A7-A0	Dummy	(D7-D0)x4	Next data	Wrap
Read from Cache Dual IO	ВВН	A15-A0	Dummy ⁽¹⁾	(D7-D0)x2	Next data	Next data	Wrap
Read from Cache Quad IO	EBH	A15-A0	Dummy ⁽¹⁾	(D7-D0)x4	Next data	Next data	Wrap
Read ID	9FH	Dummy	MID	DID	Wrap	Wrap	Wrap
Reset	FFH	-	-	-	-	-	-
Get Feature	0FH	A7-A0	D7-D0	-	-	-	-
Set Feature	1FH	A7-A0	D7-D0	-	-	-	-

Note:

^{1.} The number of dummy cycles is 8 cycles.

4 Write Operations

The WRITE ENABLE (WREN, 06H) command is for setting the Write Enable Latch (WEL) bit. The WRITE DISABLE (WRDI, 04H) command is for clearing the WEL bit.

As with any command that changes the memory contents, the WRITE ENABLE command must be executed at first in order to set the WEL bit to 1. For more information, please refer to the Page Read operation sequence, PAGE PROGRAM operation sequence, Internal Data Move operation sequence, BLOCK ERASE operation sequence and OTP operation sequence.




Figure 4-1. Write Enable (06H) Sequence Diagram




Figure 4-2. Write Disable (04H) Sequence Diagram

5 Feature Operations

The GET FEATURE (0FH) and SET FEATURE (1FH) commands are used to monitor the device status and alter the device behavior.





Figure 5-1. Get Feature (0FH) Sequence Diagram



The SET FEATURE command is valid only when WP# pin = 1.

Figure 5-2. Set Feature (1FH) Sequence Diagram

Data Bits Address Register 7 6 5 4 3 2 0 $HWP_EN^{(1)}$ A0H BRWD BP3 BP2 BP1 BP0 INV Protect Reserved $HWP_LD^{(1)}$ Configuration B0H CFG2 CFG1 ECC_EN(3) Reserved Reserved CFG0 Reserved Status C0H Reserved Reserved ECCS1 ECCS0 P_FAIL E_FAIL WEL OIP

Table 5-1. Feature Register Table

Notes:

- 1. HWP_EN must be enabled first before block unlock region is set
- HWP_LD when set to 1, this bit along with the register A0H [6:0] can only be cleared during POR
- 3. ECC EN must be always set to 1

6 Read Operations

6.1 Read ID (9FH)

The Read ID command is used to identify the SPI NAND. The Read ID command outputs the manufacturer ID with address byte 00H and outputs the device ID when address byte is 01H.




Figure 6-1. Read ID (9FH) Sequence Diagram

Table 6-1. ID Definition Table

Address Byte	Value	R/W	Description
00h	01h	R	Manufacturer ID
01h	15h	R	Device ID

6.2 Page Read

The Page Read (13H) command transfers the data from the NAND array to the cache memory. The command sequence is described as follows:

- I. 13H (Page Read to Cache)
- II. 0FH (GET FEATURE command to read the status)
- III. Read from Cache memory
 - 03H or 0BH (Read from Cache x1 IO) / 3BH (Read from Cache x2 IO) / 6BH (Read from Cache x4 IO)
 - BBH (Read from Cache Dual IO) / EBH (Read from Cache Quad IO)

The Page Read command requires a 24-bit address consisting of dummy bits and block/page address bits. After the block/page addresses are registered, the device starts transferring from the main array to the cache register, and is busy for tRD time. During the busy time, the GET FEATURE command needs to be issued to monitor the status of Page Read. After finishing the Page Read successfully, the Read from Cache command can be issued in order to read the data out of the cache. The Read from Cache command requires 16 bits of column address which consists of wrap bits and column address bits. The number of bits of column address depends on the page size in different flash. Refer to figures below to view the entire READ operation.

6.2.1 Page Read to Cache (13H)

The waveform of Page Read to Cache (13H) is shown as follows, Do not toggle the CS# until the "Status Register" check is completed.




Figure 6-2. Page Read to Cache (13H) Sequence Diagram

6.2.2 Read from Cache x1 IO (03H/0BH)

The Read from Cache x1 IO (03H/0BH) consists of an OP code followed by 16-bit column address. The column address is composed of wrap bits and column address bits.




Figure 6-3. Read from Cache x1 IO (03H/0BH) Sequence Diagram

6.2.3 Read from Cache x2 IO (3BH)

The Read from Cache x2 IO (3BH) command is similar to the Read from Cache x1 IO (03H/0BH) but the command uses two pins to output data. The data output pins include the SI (SIO0) and the SO (SIO1).




Figure 6-4. Read from Cache x2 IO (3BH) Sequence Diagram

6.2.4 Read from Cache x4 IO (6BH)

The Read from Cache x4 IO (6BH) command is similar to the Read from Cache x1 IO (03H/0BH) and the Read from Cache x2 IO (3BH) but the command uses four pins to output data. The four pins include the SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3).




Figure 6-5. Read from Cache x4 IO (6BH) Sequence Diagram

6.2.5 Read from Cache Dual IO (BBH)

The Read from Cache Dual IO command (BBH) is similar to the Read from Cache x2 IO command (3BH) and uses both of SI (SIO0) and SO (SIO1) as input bin. Each bit in 16-bit column address and the followed dummy byte will be latched in during the falling edge of SCLK, then the cache contents will be shifted out 2-bit in a clock cycle through the SI (SIO0) and the SO (SIO1).




Figure 6-6. Read from Cache Dual IO (BBH) Sequence Diagram

6.2.6 Read from Cache Quad IO (EBH)

The Read from Cache Quad IO (EBH) command is similar to the Read from Cache x4 IO (6BH) command and has 4 input pins which are SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). Each bit in 16-bit column address and the followed dummy byte will be latched in during the raising edge of SCLK through these four input pins, and then the cache contents will be shifted out 4-bit in a clock cycle through SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3).




Figure 6-7. Read from Cache Quad (EBH) Sequence Diagram

7 Program Operations

The PAGE PROGRAM sequence transfers the data from the host to NAND flash array through cache memory. The operation sequence programs the first byte to last byte of data within a page. If more than page size, then those additional bytes are ignored by the cache memory. The PAGE PROGRAM sequence is as follows:

- I. 06H (WRITE ENABLE when WEL bit is 0)
- II. PROGRAM LOAD
 - 02H (PROGRAM LOAD) / 32H (PROGRAM LOAD x4)
- III. 10H (PROGRAM EXECUTE)
- IV. 0FH (GET FEATURE command to read the status)

At first, the WRITE ENABLE (06H) command is used to set the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to issuing a program execute (10h). The PROGRAM LOAD (02H/32H) command is issued then and the PROGRAM LOAD command can only be issued one time in a PAGE PROGRAM sequence. Secondly, the PROGRAM EXECUTE (10H) command is issued to program the data into the page. During the busy time, the GET FEATURE command needs to be issued to monitor the status of PAGE PROGRAM. After finishing the PAGE PROGRAM successfully, the OIP and WEL bit in status register (C0H) will be set to 0.

7.1 Program Load (PL) (02H)




Figure 7-1. Program Load (02H) Sequence Diagram

7.2 Program Load x4 IO (PL x4) (32H)

The PROGRAM LOAD x4 IO (32H) command is similar to the PROGRAM LOAD (02H) command but with four input pins to transfer data in. The four input pins are SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3).




Figure 7-2. Program Load x4 IO (32H) Sequence Diagram

7.3 Program Execute (PE) (10H)

PROGRAM EXECUTE (10H) command must be issued after the data is loaded and the WEL bit is set to HIGH. The PROGRAM EXECUTE (10H) command will transfer data from the cache to the main array. The PROGRAM EXECUTE (10H) consists of an 8-bit Op code, followed by a 24-bit address which including dummy bits and page/block address. This operation needs to wait the busy time. The OIP bit in status register (C0H) will be HIGH until controller finishes the program. The P_FAIL bit in status register (C0H) will be set HIGH if program fail.




Figure 7-3. Program Execute (10H) Sequence Diagram

8 Erase Operation- Block Erase (D8H)

The BLOCK ERASE (D8H) command is used to erase at block level. The command sequence for BLOCK ERASE operation is as follows:

- I. 06H (WRITE ENABLE command)
- II. D8H (BLOCK ERASE command)
- III. 0FH (GET FEATURE command to read the status register)

Erase Operation sequence starts from a WRITE ENABLE (06H) command to set WEL bit to 1. After executing the WRITE ENABLE command, BLOCK ERASE (D8H) command can be issued. BLOCK ERASE (D8H) requires a 24-bit address which consists of dummy bits and row address (page address in row address will be ignored automatically).

Issue the GET FEATURE (0FH) command to monitor the erase operation after issuing the BLOCK ERASE. The E_FAIL bit in status register can reflect whether the block be erased successfully or not.




Figure 8-1. Block Erase (D8H) Sequence Diagram

9 Power-On Process and Reset Operation

During Power on Reset, the first page data of page 0 is auto-loaded to the buffer register.

The reset command FFh, does not clear the feature registers but does clear the configuration register bits CFG[2:0] placing the device in normal operation.




Figure 9-1. Power Up Timing Diagram

10 One-Time Programmable (OTP) Function

10.1 OTP Definition

Table 10-1. OTP State

CFG2	CFG1	CFG0	Description			
0	0	0	Normal Operation (default)			
0	1	0	Access OTP Area			
1	0	0	Access to OTP data protection bit to lock OTP area			
1	1	1	Access to Permanent Block Protection (PBP) lock-down			

Note: The device contains a one-time programmable (OTP) area, that consists of (62 pages), accessed by SET/GET FEATURES commands.

10.2 OTP Read

OTP Read: 62 pages accessible for user data located in Block #6 from page 2 to page 63

- 1. Use SET FEATURES command (1Fh) with feature address B0h and data value of 0x50.
- Page Read command (13h) with Block/Page address (0x0182-0x01BF).
 GET FEATURE command (0Fh) with feature address C0h to check OIP bit ready.
- 3. Read Buffer (03h) command to read the data out.
- 4. Use SET FEATURES command (1Fh) with feature address B0h and data value of 0x10 to exit.
- 5. Or use RESET (FFh) command to clear the configuration bits and return to normal mode.

10.3 OTP Program

OTP Program: 62 pages accessible for user data located in Block 6 from page 2 to page 63

- 1. Use SET FEATURES command (1Fh) with feature address B0h and data value of 0x50 for ECC enabled.
- 2. Use Write Enable command 06h.
- 3. Program using Load command x1 (02h), Quad Program Data Load (32h).
- 4. Program Execute command x1 (10h) with Block/Page address (0x0182-0x01BF).
- 5. Use GET FEATURE command (0Fh) with feature address C0h to check OIP bit ready.
- 6. Use SET FEATURES command (1Fh) with feature address B0h and value of 0x10 to exit.
- 7. After tPROG time, use GET FEATURE command (0Fh) with feature address C0h to verify P_Fail bit is not set.

10.4 OTP Data Protection and Program Prevention

This mode is used to prevent further programming of the pages in the OTP area. The following sequence is used to protect and prevent further programming of the OTP area:

- 1. Use SET FEATURES command (1Fh) with feature address B0h and data value of 0xC0.
- 2. Use Write Enable command 06h.
- 3. Program execute command (10h) with row address 00h.
- 4. Verify until OIP bit not busy and P_FAIL bit 0 using GET FEATURE command (0Fh) with status register address (C0h).

11 Hardware Write Protection (HWP)

Hardware write protection prevents the block protection state from hardware modifications.

The following command sequence enables hardware write protection: The SET FEATURE command is issued on feature address A0h. Then, the HWP_EN bit-state is set to 0 as the default after power up.

The BRWD bit is operated in conjunction with HWP_EN bit. When BRWD is set to 1 and WP# is LOW, none of the other block protect register A0H bits [7:2] can be set. The block lock state cannot be changed, regardless of what is unlocked or locked. Also, when the WP#/Hold# disable bit is set to 1, the hardware protected mode is disabled. The default value of BRWD and HWP_EN bits = 0 after power up.

BP3 BP2 BP1 BP0 INV **Protect Rows** Χ All Blocks Unlocked Lower 1/1024 Blocks Locked Lower 1/512 Blocks Locked Lower 1/256 Blocks Locked Lower 1/128 Blocks Locked Lower 1/64 Blocks Locked Lower 1/32 Blocks Locked Lower 1/16 Blocks Locked Lower 1/8 Blocks Locked Lower 1/4 Blocks Locked Lower 1/2 Blocks Locked All Blocks Locked Upper 1/1024 Blocks Locked Upper 1/512 Blocks Locked Upper 1/256 Blocks Locked Upper 1/128 Blocks Locked Upper 1/64 Blocks Locked Upper 1/32 Blocks Locked Upper 1/16 Blocks Locked Upper 1/8 Blocks Locked Upper 1/4 Blocks Locked Upper 1/2 Blocks Locked All Blocks Locked Χ Χ Χ All Blocks Locked All Blocks Locked (default)

Table 11-1. Block Protect Bits Table (A0H [6:2])

The feature registers are volatile. Each POR will reset these registers to the default value (0x7C).

12 Permanent Block Protection (PBP)

The device contains 16 protection parameter setting entries. Each entry enables protection from program and erase of a group of 4 contiguous blocks (64 blocks total) in the main array.

The device ships from the factory with no blocks protected by the PBP method.

Because this block protection is permanent, a power-on to power-off sequence does not affect the block status after the Permanent block protection command is issued.

The PBP method is used to select a group of blocks in the main array to be protected from program and erase operation. Multiple groups of blocks can be protected at the same time. Once a group of blocks is protected, the group of blocks can no longer be unprotected.

Additional unprotected groups can still be protected using the PBP sequence. However, the user must not re-issue a PBP command with a group that has been previously protected.

The following PBP sequence is used:

- 1. 06h (WRITE ENABLE)
- 2. 2Ch (PBP Command) followed by 24-bit address (Parameter[3:0] is block select: see table below)
- 3. After tPROG time, use GET FEATURE command (0Fh) with feature address C0h to verify P_Fail bit is not set.

If the host attempts to program data to a protected block, this operation will fail and the status register (with feature address C0h) reads the following values: P_FAIL = 1 and WEL = 1. The timing diagram and address phase cycle of the PBP sequence is provided below:




Figure 12-1. Program PBP Setting (2CH) Sequence Diagram

	Table 12-1	. i logialii i bi Ta	rameter octting rabit	•
Addresss[23:12]	Addresss[11:8] Parameter[3:0]	Addresss[7:0]	Protection Group	Group Block addresses
	0000b		0	0, 1, 2, 3
0	0001b		1	4, 5, 6, 7
		0		
	pqstb	0	n=p*8+q*4+s*2+t	4*n, 4*n+1, 4*n+2, 4*n+3
	1111b		15	60, 61, 62, 63

Table 12-1. Program PBP Parameter Setting Table

12.1 Permanent Block Protection (PBP) lock down

The following command sequence to lock down the Permanent Block Protection is as follow:

- 1. Use SET FEATURES command (1Fh) with feature address B0h and data value of 0xD2.
- 2. Use Write Enable command (06h).
- 3. Program Execute command (10h) with block/page address (0x00).
- 4. Use GET FEATURE command (0Fh) with feature address C0h to check OIP bit ready.
- 5. Use SET FEATURES command (1Fh) with feature address B0h and data value of 0x10 to exit.
- 6. After tPROG time, use GET FEATURE command (0Fh) with feature address C0h to verify P_Fail bit is not set.

12.2 Block Protection Status

The Block Protection Status Read command (7Ah) is followed by 3 address cycles (see address mapping section), eight dummy cycles and one data cycle.




Figure 12-2. Read Block Protection Status (7AH) Sequence Diagram

This register indicates whether a given block (addressed in the Block protection read address command field: BA[13:0]) is locked-down, locked or unlocked using the HWP or PBP).

	Data Bits							Description
7	6	5	4	3	2	1	0	Description
	Rese	erved		PBP_S	HWP_S[2:0]			Define
			0				Block is Locked by PBP	
			1				Block is Unlocked by PBP (Default)	
			0	0	1	Block is Locked, Device is locked-down (HWP_LD = 1)		
0			0	1	0	Block is Locked (Default) Device is not locked-down (HWP_LD = 0)		
					1	0	1	Block is Unlocked, Device is locked-down (HWP_LD = 1)
			1	1	0	Block is Unlocked, Device is not locked-down (HWP_LD = 0)		

Table 12-2. Block Lock Status Register Table

13 Status Register


The content of status register can be read by issuing the GET FEATURE (0FH) command, followed by the status register address C0H. The meaning of each bit in status register is listed as follows:

Table 13-1. Status Register Bit Description

Bit	Name	Description			
		This bit indicates that a program failure has occurred. It will also be set if the			
D FAII	Drogram Fail	user attempts to program an invalid address or a protected region, including the			
P_FAIL	Program Fail	OTP area. This bit is cleared during the PROGRAM EXECUTE command			
		sequence or a RESET command.			
		This bit indicates that an erase failure has occurred. It will also be set if the user			
E_FAIL	Erase Fail	attempts to erase a locked region. This bit is cleared at the start of the BLOCK			
		ERASE command sequence or the RESET command.			
	Write Enable Latch	This bit indicates that the current status of the write enable latch(WEL) and must			
WEL		be set (WEL = 1), prior to issuing a PROGRAM EXECUTE or BLOCK ERASE			
VVEL		command. It is set by issuing the WRITE ENABLE command. WEL can also be			
		disabled (WEL = 0), by issuing the WRITE DISABLE command.			
		This bit is set when a PROGRAM EXECUTE, PAGE READ, BLOCK ERASE or			
OIP	Operation In Progress	RESET command is executing, indicating the device is busy. When the bit is 0,			
		the interface is in the ready state.			
		This bit provides ECC status as follows:			
	ECC Status	00b = No bit errors were detected			
ECCS1, ECCS0		01b = 1-2 bit error corrected			
		10b = 3-4 bit error corrected			
		11b = uncorrectable			

14 Bad Block Management

Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor. The devices are supplied with all the locations inside valid blocks erased (FFh). The Bad Block Information is written before shipping. Any block where the 1st byte in the spare area of the 1st or 2nd or last page does not contain FFh is a Bad Block. That is, if the first page has an FF value and should have been a non-FF value, then the non-FF value in the second page or the last page will indicate a bad block. The Bad Block Information must be read before any erase is attempted, as the Bad Block Information may be erased. For the system to be able to recognize the Bad Blocks based on the original information, it is recommended to create a Bad Block table following the flowchart. The host is responsible to detect and track bad blocks, both factory bad blocks and blocks that may go bad during operation. Once a block is found to be bad, data should not be written to that block. Blocks 0 -7 are guaranteed good at the time of shipment.



^{*1:} Check for FFh at the 1st byte in the spare area of the 1st, 2nd, and last pages.

Figure 14-1. Bad Block Test Flow

Table 14-1. Valid Block Information

	Symbol	Min	Тур	Max	Unit
Valid Block Number	NVB	1004	-	1024	Blocks

15 Absolute Maximum Ratings

Table 15-1. Absolute Maximum Ratings

Parameters	Max	Unit
Ambient Operating Temperature	-40 ~ 85	°C
Storage Temperature	-55 ~ 125	°C
Applied Input/Output Voltage	V _{CC} + 0.4	V
Vertical bending strength	170	MPa

16 Characteristics

Table 16-1. Operation Characteristics

Parameters	Min	Тур	Max	Unit
Erase one block	-	4	10	ms
Program from cache to flash	-	350	600	us
Read from flash into cache	-	45	250	us
Reset Time (Ready /Read /Program /Erase)	-	-	5 /6 /10 /500	us

Table 16-2. DC Characteristics

Parameters	Symbol	Min	Тур	Max	Unit
SPI Supply Voltage	V_IH	2.7	3.3	3.6	V
Standby current	I_SB	-	20	100	uA
Input Leakage Current	I_LI	-	-	10	uA
Output Leakage Current	I_LO	-	-	10	uA
Read current	I_R	-	25	35	mA
Program / Erase current	I_P/I_E	-	20	25	mA
Erase / program lockout voltage	V_LKO	-	1.8	-	٧

Table 16-3. AC Characteristics (T = $-40 \sim 85$ °C, V = $2.7 \sim 3.6$ V, CL = 30pF)

Parameters	Symbol	Min	Тур	Max	Unit
Clock Frequency for 3.3v	FC	-	-	104	MHz
Clock High Time	T_CH	4.316	-	-	ns
Clock Low Time	T_CL	4.316	-	-	ns
CS# Setup Time	T_CSS	4.316	-	-	ns
CS# Hold Time	T_CSH	4.316	-	-	ns
Data In Setup Time	T_DIS	2.5	-	-	ns
Data In Hold Time	T_DIH	1.75	-	-	ns
Clock Low to Output Valid	T_CLO	-	-	7	ns
CS# High to Output Invalid	T_CSDI	-	-	10	ns
CS# High Time	T_CS	30	-	-	ns
WP# Setup Time Before CS# Low	T_WPS	20	-	-	ns
WP# Hold Time After CS# High	T_WPH	100	-	-	ns




Figure 16-1. Serial Input Timing




Figure 16-2. Serial Output Timing




Figure 16-3. WP# Timing

17 Package Outline Information

Table 17-1. LGA (8 x 6 x 0.8mm) Dimension Table

Symbol	Dimension in inch			Dimension in mm			
	Min	Nom	Max	Min	Nom	Max	
Α	0.0276	0.0295	0.0315	0.70	0.75	0.80	
A1		0.021 BASIC			0.53 BASIC		
D	0.311	0.315	0.319	7.90	8.00	8.10	
E	0.232	0.236	0.240	5.90	6.00	6.10	
D1	0.295 BASIC			7.50 BASIC			
E1	0.150 BASIC			3.81 BASIC			
е		0.050 BASIC			1.27 BASIC		
b	0.014	0.016	0.018	0.35	0.40	0.45	
L	0.018	0.020	0.022	0.45	0.50	0.55	
L1	0.167	0.169	0.171	4.25	4.30	4.35	
L2	0.132	0.134	0.136	3.35	3.40	3.45	
R	0.008 BASIC			0.20 REF			
K	0.018 BASIC				0.45 REF		




Figure 17-1. LGA (8 x 6 x 0.8mm) Package Outline Drawing Information