

256Mb High Bandwidth RPC DRAM[®]

Model

EM6GA16LGDA

EM6GA16LBXA

EM6GA16LCAEA

Contents

1	Introduction.....	5
	1.1 Features	5
	1.2 Product Overview	6
	1.3 State Diagram	7
	1.4 Block Diagram	8
	1.5 FBGA Ball Assignment (Top View)	9
	1.6 WLCSP (Wafer Level Chip Scale) Package (Top View)	10
2	Functional Description.....	12
	2.1 Clocking/Timing	12
	2.2 Commencing cycles from Idle State via Request Packet	13
	2.3 Data Strobes: DQS, DQS#	13
	2.4 Bandwidth and Minimum Core Transfer Quantities:	14
	2.5 Burst Read Cycle	15
	2.6 Burst Write Cycle	16
	2.7 Byte Write Masking (DM)	17
	2.8 Activate State	19
	2.9 Idle State	19
	2.10 Reset State	20
	2.11 Power Down (PD) State	22
	2.12 Deep Power Down (DPD) State	23
	2.13 On Chip Termination	24
	2.14 UTR (Utility Register Read)	28
	2.15 Cycle Templates:	30
3	Command Description and Operation.....	31
	3.1 Addressing for Parallel Mode Operation:	31
	3.2 STB Pin: Serial Mode Addressing and Control:.....	31
	3.3 Cycle Start and Command/Address Streaming via STB Pin:	32
	3.4 Serial Packet Sampling Format.....	34
	3.5 Toggling Read/Write Mode:.....	35
	3.6 Retiring Address Streaming Cycles:.....	37
	3.7 Pipelined Activation:.....	37
	3.8 Address / Command Decoding and CAS Latency.....	39
	3.9 Instruction Formats	39
	3.10 Burst Count and Burst Length	40
	3.11 ZQ Calibration Command.....	41
4	Power-Up Initialization	42
5	Refreshing the DRAM Memory Array	44
	5.1 One Shot Mode Refresh:.....	45
	5.2 Loop Mode Refresh :	46
6	Multi Rank	47
7	Parallel/Serial Packet Formats & Op-code Assignments	50
8	Command to Command Truth Tables	54
9	Absolute Maximum Ratings	56
10	Input/Output Capacitance.....	56
11	D.C. & A.C. Operating Conditions.....	57
	11.1 Operating Conditions.....	57
	11.2 D.C. Parameters	58
	11.3 A.C. Parameters.....	59
12	Timing Waveform	61
13	Package Outline Information.....	69
	13.1 Package Dimensions.....	69
	13.2 Package Outline 96-Ball FBGA (9 x 13 x 1.2mm)	70
	13.3 Package Outline 50-Ball WLCSP (1.96 x 4.63 x 0.545mm)	71

List of Figures

Figure 1-1. RPC State Diagram	7
Figure 1-2. Block Diagram	8
Figure 1-3. 96-Ball FBGA (x16)	9
Figure 1-4. 50-Ball WLCSP (x16)	10
Figure 2-1. Request Packet Timing Relationships	12
Figure 2-2. Write Mask cycles after Serial Toggle R/W command	17
Figure 2-3. Parallel Reset Entry & Exit	20
Figure 2-4. Serial Reset Entry & Exit	21
Figure 2-5. Power-Down Entry & Exit	22
Figure 2-6. Deep Power-Down Entry & Exit	23
Figure 2-7. Point to Point Signaling Environment using Parallel or series termination on DRAM	25
Figure 2-8. ODT Function, Parallel Read (CL = 10, BC = 0)	26
Figure 2-9. ODT Function, Power Down Mode, ODTPD = 0	26
Figure 2-10. ODT Function, Power Down Mode, ODTPD = 1	27
Figure 2-11. ODT Function, Refresh Mode	27
Figure 2-12. UTREN Block Diagram	28
Figure 2-13. UTR Timing	29
Figure 2-14. Cycle Templates	30
Figure 3-1. Burst Read to Serial Command	33
Figure 3-2. Serial Packet Sampling	34
Figure 3-3. Toggle Read/Write	36
Figure 3-4. Seamless Burst Transfer (2 Bank Interleave)	38
Figure 4-1. Power-Up Initialization Sequence	43
Figure 4-2. Power-Up Reset Entry	43
Figure 5-1. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state	45
Figure 5-2. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Read Burst state	45
Figure 5-3. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Write Burst state	45
Figure 5-4. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state	46
Figure 5-5. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Read Burst state	46
Figure 5-6. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Write Burst state	46
Figure 6-1. Parallel Active_A to Parallel Active_B and Parallel Precharge_A to Parallel Precharge_B	47
Figure 6-2. Parallel Read_A to Parallel Read_B	47
Figure 6-3. Parallel Write_A to Parallel Write_B	48
Figure 6-4. Parallel Read_A and Serial Read_A to Burst stop_A and Parallel Read_B	48
Figure 6-5. Parallel Write_A and Serial Write_A to Burst Stop_A and Parallel Write_B	48
Figure 6-6. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state	49
Figure 6-7. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state	49
Figure 12-1. Parallel Request Packet Timing	61
Figure 12-2. Back to Back Parallel Command (with Parallel Burst Read)	61
Figure 12-3. Back to Back Parallel Command (with Parallel Burst Write)	62
Figure 12-4. Back to Back Parallel Command (without Parallel Burst Write/Read)	62
Figure 12-5. Burst Write to Serial Command	63
Figure 12-6. tWPST in Low Latency	63
Figure 12-7. Full Bank Auto Burst Refresh	64
Figure 12-8. Burst Read to Serial Command	64
Figure 12-9. Seamless Burst	65
Figure 12-10. Toggle Read Write	66
Figure 12-11. Serial or Parallel Read Stopped by BST or BST + PRE	66
Figure 12-12. Serial or Parallel Write Stopped by BST + PRE	67
Figure 12-13. ZQ Calibration Timing	68
Figure 13-1. Package Outline Drawing Information for 96-Ball FBGA (x16)	70
Figure 13-2. Package Outline Drawing Information for WLCSP (x16)	71

List of Tables

Table 1-1. Product Information.....	5
Table 1-2. 256Mb RPC DRAM Addressing.....	5
Table 1-3. Pin Description.....	11
Table 2-1. Byte numbering within a WORD transfer.....	14
Table 2-2. Byte Masking.....	17
Table 2-3. Zout Resistance Selection Matrix.....	24
Table 2-4. ODT Resistance Selection Matrix.....	24
Table 2-5. STBODT Resistance Selection Matrix.....	24
Table 2-6. On-Die Termination.....	26
Table 3-1. Bubble NOPs for Toggle Read/Write command at different CL.....	35
Table 7-1. Parallel Packet Command Truth Table.....	50
Table 7-2. MRS Truth Table.....	51
Table 7-3. Burst Count Truth Table.....	52
Table 7-4. ZQCOP Truth Table.....	52
Table 7-5. REFOP Truth Table.....	52
Table 7-6. UTREN Truth Table.....	52
Table 7-7. Serial Packet Truth Table (STB Pin).....	53
Table 7-8. Serial Utility Truth Table.....	53
Table 8-1. Same Bank – PAR to SER.....	54
Table 8-2. Different Bank – PAR to SER.....	54
Table 8-3. Same Bank – PAR to PAR.....	54
Table 8-4. Different Bank – PAR to PAR.....	54
Table 8-5. Same Bank – SER to SER.....	55
Table 8-6. Different Bank – SER to SER.....	55
Table 8-7. Same Bank – SER to PAR.....	55
Table 8-8. Different Bank – SER to PAR.....	55
Table 9-1. Absolute Maximum Ratings.....	56
Table 10-1. Capacitance.....	56
Table 11-1. Recommended Operating Conditions.....	57
Table 11-2. IDD specification parameters and test conditions.....	58
Table 11-3. Recommended AC Parameters.....	59
Table 13-1. 96-Ball FBGA (9 x 13 x 1.2mm) Dimension Table.....	69
Table 13-2. 50-Ball WLCSP (1.96 x 4.63 x 0.545mm) Dimension Table.....	69

1 Introduction

1.1 Features

- X16 DDR3/DDR3L bandwidth using 22 or 24 switching signals
- Four internal banks, 4M x 16-bit for each bank
- Burst mode operation
- Sequential & streaming addressing modes
- Pipelined page activations
- 4 internal banks, support bank interleave
- Double data rate architecture with multiplexed command, address and data bus
- Multiplexed address/data bus with concurrent command streaming
- Supports series terminated signaling for low power high speed point to point operation
- Low power physical layer:
 - No PLLs/DLLs
 - JEDEC DDR3/LPDDR3 derived data and data-strobe operation
- Supports parallel (ODT) or series (Zout) terminated link via mode-register selectable on-chip resistors
- Power supplies: $V_{DD1} = V_{DD} = V_{DDQ} = 1.5V$ (1.425V~1.575V)
- Operating temperature range: $T_C = -40\sim 95^{\circ}C$ (Industrial)
- Full bank auto burst refresh
 - 64ms @ $-40^{\circ}C \leq T_C \leq +85^{\circ}C$
 - 32ms @ $+85^{\circ}C \leq T_C \leq +95^{\circ}C$
- Packaging options:
 - Known Good Die (“KGD”)
 - 96-ball 9 x 13 x 1.2mm FBGA package (Pb Free and Halogen Free)
 - 50-Ball 1.96 x 4.63 x 0.545mm WLCSP Package (Pb Free and Halogen Free)

Table 1-1. Product Information

Part Number	Clock Frequency	Maximum Data Rate	Package Type	Power Supply
EM6GA16LGDA-12I	800MHz	1600 MTPS/pin	KGD	$V_{DD1} = 1.5V$ $V_{DD}, V_{DDQ} = 1.5V$
EM6GA16LBXA-12IH			FBGA	
EM6GA16LCAEA-12IH			WLCSP	

GD: indicates Known Good Die

CAE: indicates WLCSP (Wafer Level Chip Scale Package)

I: indicates Industrial Grade

BX: indicates 9 x 13 x 1.2mm FBGA package

A: indicates Generation Code

H: indicates Pb and Halogen Free

Table 1-2. 256Mb RPC DRAM Addressing

# of Banks	Bus Width	Bank Address	Row Address	Column Address	Page Size
4	x16	BA [0:1]	RA[0:11]	CA[4:9]*	2KB

Note: * Total Column Address is CA[0:9]. Because it's always BL=16, don't need to apply CA[0:3].

1.2 Product Overview

The Etron High Bandwidth **RPC DRAM** is designed to use a minimum number of signals to deliver DDR3-level in-system bandwidth for applications requiring high bandwidth such as video buffer memory.

The **RPC**® device merges address/command and data onto a common bus to realize a large pincount saving over DDR3 additionally. Command and address control to device can be sent concurrent with data by using single pin to transmit serial commands offering the high transaction efficiency of DDR3 but using a total of 22 or 24 switching signals.

The **RPC DRAM** devices are well-suited for operation in a point to point environment using signaling compatible with DDR3 1.5V. The clock frequency can be operating up to 800MHz, providing peak bandwidth up to 3200 MBytes / sec. Because of the limited fan-out and constrained signaling environment, the memory channels attain high frequency operation without the need for PLLs, DLLs or parallel terminations, resulting in high bandwidth with low system energy usage. The elimination of many system pins vs. conventional standards-compliant DDR3 DRAM saves additional system power and can result in substantial die area savings on controllers designed to use these DRAMs, especially in stacked die multichip packages or for IO-limited controller ASICs.

The device operates with a single power supply and is offered in Known Good Die (“KGD”), in Wafer Level Chip Scale Packages (“WLCSP”) and in BGA package. The miniaturized packaging options make them ideal for space constrained applications such as, monitor timing control (T-con), panel self-refresh (PSR), IOT wearable devices or multichip modules.

1.3 State Diagram




Figure 1-1. RPC State Diagram

1.4 Block Diagram




Figure 1-2. Block Diagram

1.5 FBGA Ball Assignment (Top View)

	1	2	3	...	7	8	9
A	VDDQ	DB6	DB4		DB3	VDDQ	VSS
B	VSSQ	VDD1	VSS		DQS#	DB1	VSSQ
C	VDDQ	DB7	DB5		DQS	DB0	VDDQ
D	VSSQ	VDDQ	CS#		DB2	VSSQ	VDD1
E	VSS	VSSQ	DB10		STB	VSSQ	VDDQ
F	VDDQ	DB8	DQS1		DB13	DB15	VSSQ
G	VSSQ	DB9	DQS1#		VDD	VSS	VSSQ
H	VREF	VDDQ	DB11		DB12	DB14	VDDQ
J	NC	VSS	NC		CLK	VSS	NC
K	NC	VDD	NC		CLK#	VDD	NC
L	NC	NC	NC		NC	ZQ (opt)	NC
M	VSS	NC	NC		NC	NC	VSS
N	VDD1	NC	NC		NC	NC	VDD1
P	VSS	NC	NC		NC	NC	VSS
R	VDD1	NC	NC		NC	NC	VDD1
T	VSS	NC	NC		NC	NC	VSS

Figure 1-3. 96-Ball FBGA (x16)

1.6 WLCSP (Wafer Level Chip Scale) Package (Top View)




Figure 1-4. 50-Ball WLCSP (x16)

Table 1-3. Pin Description

Symbol	Function	Signal Characteristics and Description
CLK, CLK#	Bus Clock	Unidirectional, Input, Differential: The CLK, CLK# are differential input signals that nominally operate up to 800MHz. CK and CK# are differential clock inputs. All control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#.
CS#	Chip Select	Unidirectional, Input: CS# enables (sampled LOW) and disables (sampled HIGH) the input buffer.
DB[0:15]	Data Bus Signals	Bidirectional, Three-state, DDR Sampled: Data Bus DB [0:15] is a bidirectional bus used to transmit commands, addresses and data. It is DDR-clocked: the bus is sampled on both the rising and falling edge of the DQS strobes.
DQS, DQS#	Data Strobe	Bidirectional, Three-state, DDR Sampled: Data Strobes DQS, DQS# are differential bidirectional strobes used for sampling the DB [0:15] signals. These strobes are source-synchronous: the source of the data will drive the strobes. DDR3 preambles are used for both Burst Read and Burst Write cycles. For Request Packets the DDR3 Write preamble is used since the request packet is "written" to the DRAM. When the DRAM is performing Auto Burst Refresh cycles, both DQS and DQS# are driven high by the DRAM to signify it is in the BUSY state and cannot accept new commands. Once the Auto Burst Refresh is completed and the DRAM returns to the IDLE state it drives both DQS signals low followed by placing them in the high impedance state indicating it is able to accept new commands.
STB	Multi - Function Pin	Unidirectional, DDR Sampled, Input: The STB pin is an input signal sampled by the Clock that provides multiple functions. When the DRAM is in the IDLE state, STB is used to signify the start of a cycle by marking the beginning of a Request Packet. During an active cycle STB can be used to communicate address and command information to the DRAM using a serial protocol. The STB signal timing is center-aligned to the Clock: the Clock transitions during the middle of the STB validity window.
V _{DD}	Power Supply	V _{DD} is the primary source of power for the DRAM. Nominal voltage please refer to Operating Conditions. Lower voltages are supported with performance degradations.
V _{DDQ}	Power Supply	I/O power. Nominal value please refer to Operating Conditions
V _{DD1}	Power Supply	Core Power Supply. Nominal value please refer to Operating Conditions
V _{SS}	Ground	V _{SS} is the ground supply connection.
V _{SSQ}	Ground	V _{SSQ} is the ground supply connection.
ZQ (Optional)	Supply	Reference Pin for ZQ Calibration
V _{REF}	Supply	Reference Voltage for Inputs
DQS1, DQS1# (Optional)	Data Strobe	Extra Data Strobes for strobing by Byte. When DQS1 and DQS1# are enabled, DQS/ DQS# strobe DB[0:7] and DQS1/DQS1# strobe DB[8:15]. (Default Enable, Optional Disable.)

Note: Optional signals are metal options by requests.

2 Functional Description

2.1 Clocking/Timing

A free running system clock is provided via the CLK & CLK# pins on the DRAM. All system timing signals are derived from this Clock or are sampled by it.




Figure 2-1. Request Packet Timing Relationships

2.2 Commencing cycles from Idle State via Request Packet

When the DRAM is in the Idle state, the DB[0:15] receivers are de-energized to save power. The STB signal is used to signify the start of an Active Cycle. The STB signal is driven low two clock cycles before the system transmits a Request Packet on the DB pins. This energizes the DRAM's DB[0:15] I/O circuits and marks the beginning of a Request Packet.

STB is an input-only multifunction signal that is DDR-sampled by the Clock and is driven by the controller. The phase relationship between STB and the Clock is shifted by 90 degrees (see [Figure 2-1](#)): the Clock transitions in the middle of the STB validity window. [Figure 2-1](#) shows a timing diagram illustrating the phase relationship between the STB signal and the Request Packet at the start of a cycle and for pipelined cycles.

2.3 Data Strobes: DQS, DQS#

The DQS signals are used to sample the DB[0:15] signals. The DQS signals are differential, bidirectional and are source synchronous: the source of the DB[0:15] signals also drives the DQS signals. Functionally they use the same preamble as DDR3: During Read Cycles the DRAM drives the DQS signal low from the High-Z state followed by it toggling the DQS signal at the same frequency as the Clock and edge-aligned with the data on subsequent Clock transitions. At the end of the read cycle the DQS signal is placed into the High-Z state. A timing diagram showing the DQS behavior during a read cycle is shown in **Figure 12-2**.

Like for DDR3, during Write Cycles DQS is driven high by the controller from the High-Z state followed by it toggling at the same frequency as the Clock on subsequent bus samples. Instead of toggling in phase with the DB[0:15] signals, the DQS signal transitions in the middle of the data eye, or offset 90 degrees from the DB[0:15] transition windows (also called “center aligned or quadrature relationship”) during write cycles. A timing diagram showing the behavior of the DQS signals during a Write Cycle is shown in **Figure 12-5**.

The DQS signals are also used for receiving Request Packets on the DB[0:15] signals. The timing relationship to the DB signals is the same as for a Write Cycle.

2.4 Bandwidth and Minimum Core Transfer Quantities:

The high bandwidth DRAM features an external bus Clock operating up to 800MHz. Using DDR signaling and a 16 bit wide interface, a peak external bus bandwidth up to 3.2GB/sec is attained. This high bandwidth must be delivered by a DRAM core running no faster than 100MHz. As a result the DRAM core has a 32 byte access size (256 bits) operating at a 100MHz rate (with a 800MHz Clock).

This 32 byte quantity is called a WORD, which is the minimum transaction quantum of data. Addressing is at the WORD level, with a WORD being 256bits.

A minimum length read cycle will therefore consist of a 32 byte data WORD. Using a x16 bus and DDR signaling it takes 8 bus clock cycles (10ns at 800MHz) to transfer the 32 byte WORD.

A Burst Read or Write cycle will consist of a request packet followed by one or more WORDs of data.

Table 2- 1 shows the Byte numbering within a WORD transfer.

Table 2-1. Byte numbering within a WORD transfer

Clock Phase	DB[15:8]	DB[7:0]	Cycle
H	Byte1	Byte0	Clock0
L	Byte3	Byte2	
H	Byte5	Byte4	Clock1
L	Byte7	Byte6	
H	Byte9	Byte8	Clock2
L	Byte11	Byte10	
H	Byte13	Byte12	Clock3
L	Byte15	Byte14	
H	Byte17	Byte16	Clock4
L	Byte19	Byte18	
H	Byte21	Byte20	Clock5
L	Byte23	Byte22	
H	Byte25	Byte24	Clock6
L	Byte27	Byte26	
H	Byte29	Byte28	Clock7
L	Byte31	Byte30	

2.5 Burst Read Cycle

A Burst Read cycle will read a sequential series of WORDS up to the Burst Count supplied in the Request Packet, provided serial packets are not used to concurrently stream addresses to the device. A minimum Burst Read would be a single WORD, or 32 Bytes.

There is an address counter on board the DRAM that is initially loaded with the address of the first Word of the burst. The address counter is auto-incremented as each WORD is transferred, until the Burst Count is reached. At that time the cycle is retired and the DRAM is returned to the ACT state.

Upon reaching a Page Boundary, the address counter is “wrapped” and the auto-incrementing continues from the lower address.

2.6 Burst Write Cycle

A Burst Write Cycle will write a sequential series of WORDS up to the Burst Count supplied in the Request Packet, provided serial packets are not used to concurrently stream addresses to the device. A minimum Burst Write would be a single WORD, or 32Bytes.

The data field to be written is supplied at time based in part on the CAS Latency. Once the data has begun transmitting, it is supplied in a continuous stream until the entire burst is satisfied.

There is an address counter on board the DRAM that is initially loaded with the starting address of the burst. The address counter is auto-incremented as each WORD is transferred, until the Burst Count is reached. At that time the cycle is retired and the DRAM is returned to the ACT state.

Upon reaching a Page Boundary, the address counter is “wrapped” and the auto-incrementing continues from the lower address.

Similar to Read Request Packet, Write Request Packet includes the Op Code, Bank Address, Column Address and Burst Count as Read Request Packet do.

Before the write data, two cycles of Byte Write Mask are transferred. Individual bytes can be written using Write Masks transmitted in advance of the data packet. In Two clock cycles two 32-bit Write Masks are transmitted at WL-2 and WL-1 cycles. The first Byte Write Mask cycle is applied to the beginning word of a burst. The next clock cycle transfers a Byte Write Mask for the last word of a multi-word Burst Write. The timing are shown in [Figure 2-2](#), [Figure 2-14](#), [Figure 3-3](#) and [Figure 12-5](#).

In a multi-word Burst Write the first Mask applies only to the first word in the Burst Write. The second Mask applies only to the last word in a multi-word Burst Write. All other words in the burst are not masked.

Bytes to be written have a “0” in the corresponding bit position in the Mask field. The byte numbering is Little Endian: lower numbered bit positions correspond to lower numbered byte positions.

2.7 Byte Write Masking (DM)

Byte Masking provides a means to permit as few as one byte to be written in a 32byte word. A Write Request Packet includes two additional 32 bit fields placed before first write data which contain the First and Second Byte Mask Field respectively. When cleared, data is written, When set to “1” data is masked, ie, NOT written in the corresponding byte position in the 32 byte word. The first byte returned on the lower bits of the Data Bus is defined as Byte 0 of the 32Byte Word.

In a multi-word Burst Write the First Mask applies only to the first word in the Burst Write. The Second Mask applies only to the last word in a multi-word Burst Write. All other words in the burst are not masked. This offers an efficient way to handle data structures not aligned to 32 byte boundaries. See [Table 2-2](#).

Table 2-2. Byte Masking

Bit #	Sample 0	Sample 1	Sample 2	Sample 3
	1 st Word of write burst Mask	Last Word of write burst Mask		
0	M0	M16	M0	M16
1	M1	M17	M1	M17
2	M2	M18	M2	M18
3	M3	M19	M3	M19
4	M4	M20	M4	M20
5	M5	M21	M5	M21
6	M6	M22	M6	M22
7	M7	M23	M7	M23
8	M8	M24	M8	M24
9	M9	M25	M9	M25
10	M10	M26	M10	M26
11	M11	M27	M11	M27
12	M12	M28	M12	M28
13	M13	M29	M13	M29
14	M14	M30	M14	M30
15	M15	M31	M15	M31




Figure 2-2. Write Mask cycles after Serial Toggle R/W command (WL=12, AL=1, CL=11)

The Legal command sequences are defined.

Single PAR_WR: The first DM masks first write word and the second DM masks last write word when Burst Count (BC) is satisfied.

PAR_WR → SER_WR → ... → SER_WR → SER_CMD (BST, TG, REF): The first DM masks first write word of PAR_WR and the second DM masks last write word of SER_WR when BST/TG/REF is issued.

PAR_WR → SER_REF: The first DM masks first write word and the second DM masks last write word when REF is issued.

SER_TG → SER_WR → ... → SER_WR → SER_BST: The first DM masks first write word after toggled and the second DM masks last write word when BST is issued.

SER_TG → SER_WR → ... → SER_WR → SER_BST+PRE: The first DM masks first write word after toggled and the second DM masks last write word when BST+PRE is issued.

SER_TG → SER_WR → ... → SER_WR → SER_TG: The first DM masks first write word after toggled and the second DM masks last write word when SER_TG is issued.

Notes:

1. PAR_WR : Parallel Packet Write command
2. SER_WR : Serial Packet Write command
3. SER_TG : Serial Packet Toggle R/W command
4. SER_BST : Serial Packet Burst Stop command
5. SER_BST+PRE : Serial Packet Burst Stop with Bank Precharge command
6. SER_REF : Serial Packet Bank Refresh command

2.8 Activate State

The device may be placed into the Activate state in 3 ways. In Activate state the internal clocking system will enter 8-cycle clocking. The latencies between any parallel commands must be multiples of 8 tCK.

- 1) Completing a Burst Read or a Burst Write access and no Bank Pre Charge activity is under way
- 2) Completion of an Activation Command
- 3) After executing the Burst Stop command from a Serial Packet except for R/W Toggle

2.9 Idle State

The device may be placed into the Idle state in 4 ways. In Idle state the 8-cycle clock timing will be released so the next command doesn't need to follow 8-cycle clocking.

- 1) Completing a Pre Charge All Bank access
- 2) Completion of a Bank Pre Charge command when no other Bank is activated
- 3) Completing a Refresh access
- 4) Exiting the Reset state

2.10 Reset State

The device may enter Reset State in either Parallel Mode or Serial Mode. During Reset State all internal registers will be reset. After 5us DRAM will exit Reset State to Idle State. MRS should be applied to set the DRAM internal registers.




Figure 2-3. Parallel Reset Entry & Exit




Figure 2-4. Serial Reset Entry & Exit

2.11 Power Down (PD) State

The device may enter Power Down State. During PD State CS# should keep at Low status. DRAM can exit PD State by asserting CS# to High. The minimum PD period is defined as t_{CKE} and the latency to exit PD is t_{PXCSL} .




Figure 2-5. Power-Down Entry & Exit

2.12 Deep Power Down (DPD) State

The device may enter Deep Power Down State. During DPD State CS# should keep at Low status. DRAM can exit DPD State by asserting CS# to High. The minimum DPD period is defined as t_{DPD} and the latency to exit DPD is t_{INIT} . After DPD Exit DRAM needs to re-initialize by applying Reset, Pre Charge All command, MRS command and ZQ Calibration command.




Figure 2-6. Deep Power-Down Entry & Exit

2.13 On Chip Termination

The RPC DRAM supports parallel or series termination on chip termination resistors which are selectable via mode-register (MRS). The resistance are the combination of the resistors as shown in Table 2-3. and Table 2-4. The series termination (Zout) is defined by DB[12:9] at CLK rising edge and apply to all DQ and DQS pins when reading out data. When DB[9] is set to "1" the Zout resistance is 23.7 ohm. Note that the default setting for Zout is open. If Zout is not properly set to a valid value when setting MRS then the data will not be then there will be no data on the DQ pins.

The parallel termination for DQ and DQS pins (ODT) is defined by DB[15:13] at CLK rising edge. ODT function is enabled by CS# pin going low state and controlled by mode register settings. ODT function is not supported in Refresh, in Deep Power Down, in Power Down (mode register option) and during read operation.

Termination for STB pin (STBODT) is defined by DB[12] at CLK falling edge, as shown in Table 2-5. STBODT is always enabled when it's set to "1".

Table 2-3. Zout Resistance Selection Matrix

MRS	CLK	23.7Ω	Open (default)	27.7Ω	36Ω	40Ω	60Ω	51.4Ω	90Ω	120Ω
DB9	↗	1	0	0	0	0	0	0	0	0
DB10	↗	X	0	1	0	1	0	1	0	1
DB11	↗	X	0	1	1	0	0	1	1	0
DB12	↗	X	0	1	1	1	1	0	0	0

Table 2-4. ODT Resistance Selection Matrix

MRS	CLK	Open (default)	13.85Ω	18Ω	20Ω	30Ω	25.7Ω	45Ω	60Ω
DB13	↗	0	1	0	1	0	1	0	1
DB14	↗	0	1	1	0	0	1	1	0
DB15	↗	0	1	1	1	1	0	0	0

Table 2-5. STBODT Resistance Selection Matrix

MRS	CLK	STBODT	
DB12	↘	0	Disable ODT of STB (default)
		1	Always enable ODT of STB




Figure 2-7. Point to Point Signaling Environment using Parallel or series termination on DRAM

tODTRoff: Asynchronous Rtt turn-off latency after the rising edge of read command.

tODTRon: Asynchronous Rtt turn-on latency after the rising edge of read burst end.

tODTOff: Asynchronous Rtt turn-off delay from CS# input.

tODTOn: Asynchronous Rtt turn-on delay from CS# input.

tODTd: Rtt disable delay from power down entry.

Table 2-6. On-Die Termination

Symbol	Min.	Max.	Unit
tODTRoff	$(RL-2) + t_{LZ(DQS)}(\min)$	$(RL-2) + t_{DQSCk}(\max)$	ns
tODTRon	$t_{DQSCk}(\min) + 3$	$t_{DQSCk}(\max) + 3$	ns
tODTOff	1.75	3.5	ns
tODTOn	1.75	3.5	ns
tODTd		12	ns




Figure 2-8. ODT Function, Parallel Read (CL = 10, BC = 0)




Figure 2-9. ODT Function, Power Down Mode, ODTDPD = 0




Figure 2-10. ODT Function, Power Down Mode, ODTPD = 1




Figure 2-11. ODT Function, Refresh Mode

2.14 UTR (Utility Register Read)

Utility Register Read (UTR) function is used to Read out a predefined system timing calibration bit sequence. The basic concept of the UTR is shown below.





Figure 2-12. UTREN Block Diagram

To enable the UTR, a Utility Register (UTR) command must be issued with $UTREN = 1$, as shown in [Table 6-1](#). Prior to issuing the UTR command, all banks must be in the idle state (all banks precharged and tRP met). Once the UTR is enabled, any subsequent RD commands with defined Burst Count (BC) will be redirected to the Utility Register. The resulting operation, when a RD command is issued, is defined by UTR bits [5:4] (UTROP0&UTROP1) when the UTR is enabled as shown in [Table 6-6](#). When the UTR is enabled, only RD commands are allowed until a subsequent UTR command is issued with the UTR disabled ($UTREN = 0$). Note that Power-Down mode, Self-Refresh, and any other non-RD command is not allowed during UTR enable mode. Serial command is not allowed in the UTR Read Mode, either. The RESET function is supported during UTR enable mode.



All bank should be Idle (All bank precharged).
 Only PAR-RD, PAR-UTR, And PAR-RST is supported during UTR enable mode.
 SER-CMD is not allowed.
 DB setting at PAR-RD:
 BC: Set burst count
 RL= AL + CL, AL = 1

Figure 2-13. UTR Timing

2.15 Cycle Templates:

Cycle templates for operations commencing from the Idle State are shown in Figure 2-14. **Cycle Templates** Pages are opened using an Activate Command. Activate commands may only be issued to precharged Banks. Burst Read or Burst Write cycles are assumed to access an open page. DRAM core timing parameters are listed in [Table 10-3](#).




Figure 2-14. Cycle Templates

3 Command Description and Operation

3.1 Addressing for Parallel Mode Operation:

The address used in Burst Read and Burst Write cycles is stored in an address counter. At the beginning of a memory cycle, the address counter is loaded with a starting address specified in the Request Packet. As each word of the cycle is transferred the counter is auto-incremented. If this auto-incremented address crosses a page boundary then the address “wraps” around the page boundary and continues auto-incrementing until the full burst length is transferred: all within the same page. Once the full data burst has transferred the DRAM is returned to the ACT state.

3.2 STB Pin: Serial Mode Addressing and Control:

Once the DRAM is performing an Parallel Read or Write Transfer Cycle, the STB signal can be used to transfer selected commands and addressing information to the DRAM in a serial 16 bit format called a Serial Packet. Several commands are supported by the Serial Packet. The supported commands are Burst Read and Burst Write, Pipelined Activate, Reset, and Utility. Under the Utility command, various options are supported. These options are RW Toggle, Burst Stop with/without selective Bank Precharge, Selective Bank Auto Burst Refresh and Pipelined Bank Precharge. If Auto Burst Refresh is set, all banks will be Auto Precharged and the Bank0 - Bank3 specified Banks are to be Auto Burst Refreshed. If Pipelined Precharge is set, then any Bank0-Bank3 bits set to 1 instruct those Banks to be Precharged.

Pipelined Bank Precharge will precharge the banks indicated by the Bank 0-3 bits without terminating the burst. RW Toggle causes all Bank bits and Auto Burst Refresh bits to be ignored and only the Burst mode is changed: Reads switch to Writes or vice versa.

Serial Packets are effective when data transfer is ongoing. If no Serial Read or Write commands are issued before meeting burst count of Parallel Read or Write, Serial Mode will be stopped. On the other hand, if a Serial Read or Write is issued then the Serial Mode will not be stopped until receiving Burst Stop or Refresh commands.

3.3 Cycle Start and Command/Address Streaming via STB Pin:

During the Idle State if the STB signal is driven low before a Clock rising edge, the device exits the idle state and must be supplied with a Parallel Request Packet. The Request Packet is read from DB[0:15] signals on the clock rising and falling edge two cycles after STB goes Low. An 1-cycle or longer DQS preamble should be issued before the Request Packet. On the same rising edge of the clock is the beginning of a Serial Packet. During the next 8 sequential clock cycles a full Serial Packet is received on the STB pin. Each subsequent 8 clock cycle period another Serial Packet is received, continuing in this manner until the burst cycle is retired. The Serial Packet is therefore synchronized to be sampled on Clock cycle 0, 8, 16, 24 ...etc of the current Burst cycle.

The Parallel Request Packet can be issued one at a time, contiguous Parallel Request Packets is illegal. SOC should wait for meeting tPPD and/or other timing constraints before issuing the next Parallel Request Packet. If the Parallel Request Packet is read or write command, which means it will enter Serial Packet Mode, the next Parallel Request Packet should wait for end of serial operations and entering Idle State.

The DQS pairs must be driven Low-Z to perform the preamble. The DQS should keep at Low-Z state until fulfills tWPST at the end of the Request Packet.

The Serial Packets are used to provide commands and address information to the DRAM via the STB pin using a Serial format. This is called Address Streaming Mode. See [Figure 3-1](#).





Figure 3-1. Burst Read to Serial Command

During Address Streaming Mode the Serial Packet can be used to provide addressing information for random addresses for Burst Read and Burst Write cycles. It can also be used to send Activate or Precharge commands to any Bank not currently being accessed. These Activate commands execute concurrent with any Burst Read or Burst Write activity underway. Only one Activate command can be outstanding at any given time.

Note that any bank and any column can be specified in the Address Streaming mode. It is possible to switch banks or to continue reading/writing from the same bank. Once a random address is captured from the STB pin, it is used to load the auto-incrementing address counter as the source for subsequent addresses if no further serial addresses are supplied. Once Serial Addressing is used, the burst count counter no longer controls the length of the burst. The cycle can only be retired via the Burst Stop or Refresh command in that case.

Besides data streaming, more functions can be issued by Serial Utility, as shown in [Table 6-8](#). The data streaming can be and only be stopped by BST (Burst Stop) with or without PRE or REF. Banks can be precharged individually or together. Read operation can be toggled to Write and vice versa. And Serial Reset is available via Serial Utility.

3.4 Serial Packet Sampling Format



STB Pin Legend:

- : Cycle Start from Idle state
- : Opcode in Serial Packet
- : Rest of Serial packet

DB [0:15] Legend:

- : Paralle Write or Read Request Packet
- : Data transferred to/from DRAM

Figure 3-2. Serial Packet Sampling

3.5 Toggling Read/Write Mode:

The Utility Toggle RW command allows a Burst Read to be converted into a Burst Write without returning to the idle state. When the command is issued during a Burst Read Cycle several Bubble NOP and a Serial Burst Write Command must immediately follow. The number of Bubble NOP is shown in [Table 3-1](#). Under the Serial Burst Write Command First and Last Byte Write Masks are transmitted over the DB [0:15] signals commencing in a specified timeslot during the r/w bubble and just before the write data. The DQS signals are driven by the controller during the Mask transfer in a quadrature relationship like used for Write Cycles or Request Packets. See [Figure 3-3](#).

If the device is performing a Burst Write and the Utility Toggle RW command is issued, the Burst Write is interrupted and converted to a Burst Read Cycle. Immediately following the Utility Toggle RW command must be some NOP commands and a Burst Read Command. The NOP commands form the bubble cycles to prevent data contention. The number of Bubble NOP is shown in [Table 3-1](#). The Burst Read Cycle may address any Column address in any Active Bank.

The Burst is resumed after a Serial Packet is issued following the Utility Toggle command. The Serial Packet specifies the bank and column addresses from which the burst is to resume in the new operating mode. Note that any column address in any open page can be selected for the resumption of the burst process.

Table 3-1. Bubble NOPs for Toggle Read/Write command at different CL

CL	Read toggle to Write (tRTW)	Write toggle to Read (tWTR)
3 ~ 4	0	0
5 ~ 12	1	1
13 ~ 16	2	2




Figure 3-3. Toggle Read/Write

3.6 Retiring Address Streaming Cycles:

Once Address Streaming is enabled, the device continues bursting using the addressing computation rules described above until a Burst Stop command is issued via the STB signal. Any refresh cycles in process will be finished and then the device returns to the Idle State. If no refresh cycles are in operation, the next timeslot the DRAM will be placed into the Idle state.

3.7 Pipelined Activation:

The serial protocol used for Address Streaming via the STB signal also supports Pipelined Activation. Pipelined Activation permits row addresses in a specified Bank to be activated while concurrently reading or writing open pages in other banks. Note that the tRCD parameter must be met before using any activated page, irrespective of it being activated via a Pipelined Activate or via a Request Packet. Only one bank can be activated at a time using pipelined activation. Multiple banks can be activated one after another via the Serial Packet. In this way all four banks can each have an open page. Using Address Streaming combined with concurrent page precharge and activation any address in the DRAM can be accessed in Address Streaming mode and the burst can run for any duration.

An assortment of Address Streaming and Pipelined Activation cycles are schematically illustrated in [Figure 3-4](#) below. In this case Bank 0 is Burst Reading while Bank 1 received a Burst Read command. The bus changed to transfer Bank 1 data. During Bank 1's burst read Bank 0 received a pipelined Precharge command followed by a pipelined Activation command. Bank 1 kept sequential burst until receiving a Bank 0 Burst Read command. Bank 1 retired data bus to Bank 0 and did pipelined Precharge and Activation as well for next contiguous burst transfer.




Figure 3-4. Seamless Burst Transfer (2 Bank Interleave)

3.8 Address / Command Decoding and CAS Latency

There is a finite latency required to assemble and decode addresses and commands received via Request Packets or Serial Packets. There is also a finite latency, also called as CAS Latency (CL), required for data transfer into or out of the memory core. From an absolute time perspective these latencies remain constant versus frequency. But from a Clock cycle perspective the latency values are variable with respect to Clock frequency.

Therefore for a given Clock frequency there is a programmable pipeline latency parameter contained in the Mode Register that establishes the relative timing as to when received packets become operable.

For a Request Packet this latency is measured from the end of the Request Packet and for Burst Read or Burst Write Cycles this establishes the time the DB[0:15] signals drive the first two bytes of the first Word of the data requested by the burst operations.

For Serial Packets, the latency is measured from the end of the last bit of the Serial Packet and also sets the time the DB[0:15] pins drive the first two bytes of the first Word of the data requested by the burst operations.

3.9 Instruction Formats

The format for the Request Packet is shown in [Table 6-1](#). There are several operation codes accessible via the Request Packet: Burst Read, Burst Write, Mode Register Set, ZQ calibration, Utility Register Read, Reset, Power Down, Deep Power Down, Activate, Precharge and Auto Burst Refresh.

The interpretation of address information is context sensitive depending on the operation commanded. For any Burst Read or Burst Write cycle, they are interpreted as Column Address pins. For Burst Refresh or Activate commands they are interpreted as Row Addresses.

3.10 Burst Count and Burst Length

Burst transfer lengths are set by the Burst Count (BC[0:5]) field contained within the Request Packet. A value of "0" corresponds to a single 32 byte quantity being transferred (ie a Word). A burst can therefore range from 1 to 64 32-byte Words. The Burst Count only controls burst accesses unmodified by Serial Packets, if the Address Streaming mode is activated during a burst (other than a Pipelined Activate), then the Burst Count no longer controls the end of the cycle. In that case the DRAM cycle is ended by using the Burst Stop command via the STB pin. If a Pipelined Activate is issued via the STB pin during a Read Burst or Write Burst with no other Serial Packets supplied to the DRAM, the Burst Count parameter remains in control of the burst length. Burst Count is defined in [Table 6-3](#).

3.11 ZQ Calibration Command

The ZQ_CAL command is used to initiate the ZQ calibration command. This command is used to calibrate the output driver impedance and on-die termination across process, temperature, and voltage. RPC devices support ZQ calibration.

There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT is for initialization calibration; tZQRESET is for resetting ZQ to the default output impedance; tZQCL is for long calibration(s); and tZQCS is for short calibration(s). The codes are defined in [Table 6-4](#).

The initialization ZQ calibration (ZQINIT) must be performed for RPC. ZQINIT provides an output impedance accuracy of ±15 percent. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15 percent. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system. The ZQ reset command (ZQRESET) resets the output impedance calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to ±30% when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQCorrection) of output impedance errors within tZQCS for all speed bins, assuming the maximum sensitivities specified are met. The appropriate interval between ZQCS commands can be determined from using these tables and system-specific parameters.

RPC devices are subject to temperature drift rate (Tdriftrate) and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{\text{ZQCorrection}}{(\text{Tsens} \times \text{Tdriftrate}) + (\text{Vsens} \times \text{Vdriftrate})} = \text{Calibration Interval}$$

Where Tsens = MAX (dRONdT) and Vsens = MAX (dRONdV) define temperature and voltage sensitivities. For example, if Tsens = 0.75%/°C, Vsens = 0.20%/mV, Tdriftrate = 1°C/sec, and Vdriftrate = 15mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4\text{s}$$

A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged. ODT shall be disabled. No other activities can be performed on the data bus and the data bus shall be un-terminated during calibration periods (tZQINIT, tZQCL, or tZQCS). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQ RESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption. In systems sharing a ZQ resistor between devices, the controller must prevent tZQINIT, tZQCS, and tZQCL overlap between the devices. ZQ RESET overlap is acceptable.

4 Power-Up Initialization

- 1) Apply power
 - All inputs may be undefined
 - The power voltage ramp time between 300 mV to VDDmin must be no greater than 200 ms
 - During the ramp, $VDD > VDDQ$ and $(VDD - VDDQ) < 0.3$ volts or VDD and VDDQ are driven from a single power converter output
 - At all time VDD1 must be equal to or larger than VDD.
 - The voltage levels on all pins other than VDD1, VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side
- 2) Clocks (CK, CK#) need to be started and stabilized for at least 200us
 - Both CS# and STB should keep at High
- 3) Enter PU RESET State
 - PU Reset Entry includes one Parallel Reset and consecutive two Serial Reset commands as shown in [Figure 4-2](#)
 - Minimum duration 5 us
 - During this time, the DRAM will start internal state initialization.
- 4) Setup DRAM Mode Register
 - Apply Pre Charge All command
 - Apply MRS command. Note that Zout default setting is open, so it must be set as a non-zero value, otherwise there will be no output from DRAM.
 - Apply ZQ Calibration command.




Figure 4-1. Power-Up Initialization Sequence




Figure 4-2. Power-Up Reset Entry

5 Refreshing the DRAM Memory Array

Every row address in the memory must be accessed at least once within a 64 millisecond period to guarantee reliable data retention. This period of time is called the Refresh Interval. At higher temperatures and or at lower operating voltages the Refresh Interval will be derated.

Some applications may guarantee that any memory cells storing valid data are accessed within the Refresh Interval. Furthermore applications such as a Panel Self Refresh frame buffer may not need to retain data when placed into a low power state, such as when the screen is blanked while in power savings states. In both of these scenarios, it is unnecessary for the DRAM to run Refresh Cycles. In other cases Refresh Cycles will be required to guarantee reliable data retention.

There are two types of Refresh Modes – One Shot Mode or Loop Mode, that are defined by MRS CSRFX bit. During refresh both DQS and DQS# will be driven “High” to indicate BUSY. In One Shot Mode no command can be applied to DRAM in BUSY time. In Loop Mode CS# can be driven low pulse to indicate Exit Refresh. The refresh period t_{REFi} is defined by REFOP0 and REFOP1.

Setting REFOP0=0 and REFOP1=0 is Fast Refresh (FST RF) condition. The refresh period t_{REFi} is 100ns when entering Refresh state. OneShot Refresh Mode with Fast Refresh period is similar to Auto Refresh for standard DRAM except it is burst refreshing full specified banks in one command.

Setting REFOP0=1 and REFOP1=0 is Low Power Refresh (LP RF) condition. The refresh period t_{REFi} is 3.2us when entering Refresh state. Loop Refresh Mode with Low Power refresh period is similar to Self Refresh for standard DRAM except that DRAM will complete to refresh all specified banks when detecting CS# Low pulse to indicate Exit Refresh command. Note that under LP RF condition to refresh four full banks will take 64ms. If the temperature $T_{case} > +85^{\circ}C$ then it will violate the 32ms refresh time and cause data lose. It is constraint to refresh only one or two banks when setting REFOP0=1 and REFOP1=0 at temperature $T_{case} > +85^{\circ}C$ condition. The data in banks not selected to refresh might be lost after expiring data retention time.

Setting REFOP1=1 is not defined.

5.1 One Shot Mode Refresh:

If defined CSRFX=0 in MRS, the DRAM Refresh Type will be One Shot Mode. When receiving Refresh command no matter in Parallel Mode or Serial Mode, it will precharge all banks first and then refresh specified banks only one time before exiting to Idle State. When refresh is going on both DQS and DQS# will be driving High to indicate BUSY. If the refresh is completed both DQS and DQS# will be driven Low pulse before releasing to Hi-Z state.




Figure 5-1. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state




Figure 5-2. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Read Burst state




Figure 5-3. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Write Burst state

5.2 Loop Mode Refresh :

If defined CSRFX=1 in MRS, the DRAM Refresh Type will be Loop Mode. When receiving Refresh command no matter in Parallel Mode or Serial Mode, it will precharge all banks first, then the device will continuously refresh all specified banks back and forth until receiving Exit Refresh signal. CS# should keep “High” during refresh time and drive low pulse to indicate Exit Refresh. After receiving Exit Refresh, the DRAM will complete refreshing all specified banks before exiting. No command can be applied before DRAM fully exit refresh condition, that is, tPXCSL after both DQS/DQS# are driving from High to Low pulse and then releasing to Hi-Z state.




Figure 5-4. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state




Figure 5-5. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Read Burst state




Figure 5-6. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Write Burst state

6 Multi Rank

RPC DRAM supports Dual Rank configurations, that is, 2 DRAMs sharing the same data bus. Because the **RPC DRAM** uses the Data Bus to transport parallel commands, the commands are differentiated by each DRAM having a unique CS# and STB# signal. In a two-rank configuration, when RPC_A completes a Read/Write parallel command, the controller drives CS_A# to the High state, After satisfying the hold time spec (t_{IH}), the second **RPC** can now be accessed by driving CS_B# Low no sooner than the next clock cycle. Then STB_B# is driven Low on the following clock cycle to transmit the parallel command to RPC_B. If the controller is accessing one of the two **RPCs**, the other **RPC** has to wait for all active transfers to complete and t_{CSS} spec satisfied before it can receive valid commands.

Operations resulting in data being read from the **RPC DRAM** can be issued only to one **RPC DRAM** at a time (**Burst Read** and **UTR-R**) to avoid bus contention. All other operations can be dispatched via the Parallel Command Protocol to both RPC DRAMs at the same time.




Figure 6-1. Parallel Active_A to Parallel Active_B and Parallel Precharge_A to Parallel Precharge_B




Figure 6-2. Parallel Read_A to Parallel Read_B




Figure 6-3. Parallel Write_A to Parallel Write_B




Figure 6-4. Parallel Read_A and Serial Read_A to Burst stop_A and Parallel Read_B




Figure 6-5. Parallel Write_A and Serial Write_A to Burst Stop_A and Parallel Write_B




Figure 6-6. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state




Figure 6-7. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state

7 Parallel/Serial Packet Formats & Op-code Assignments

Table 7-1. Parallel Packet Command Truth Table

Command	CLK		CS#	DB Pins																
	CK _{n-1}	CK _n		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<u>MRS</u>		0	ODT			Zout				nWR			CL		0	1	0			
		0	0	ODT PD	CSR FX	STB ODT	X													0
<u>ACT</u>		0	X													BA1	BA0	1	0	1
		0	X			RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0		
<u>RD</u>		0	CA6	CA5	CA4	X			<u>BC</u>					BA1	BA0	0	0	0		
		0	CA9	CA8	CA7	X													0	
<u>WR</u>		0	CA6	CA5	CA4	X			<u>BC</u>					BA1	BA0	0	0	1		
		0	CA9	CA8	CA7	X													0	
<u>WL-2</u> (1.st DM)		0	DM1 O3	DM0 O3	DM1 E3	DM0 E3	DM1 O2	DM0 O2	DM1 E2	DM0 E2	DM1 O1	DM0 O1	DM1 E1	DM0 E1	DM1 O0	DM0 O0	DM1 E0	DM0 E0		
		0	DM1 O3	DM0 O3	DM1 E3	DM0 E3	DM1 O2	DM0 O2	DM1 E2	DM0 E2	DM1 O1	DM0 O1	DM1 E1	DM0 E1	DM1 O0	DM0 O0	DM1 E0	DM0 E0		
<u>WL-1</u> (last DM)		0	DM1 O3	DM0 O3	DM1 E3	DM0 E3	DM1 O2	DM0 O2	DM1 E2	DM0 E2	DM1 O1	DM0 O1	DM1 E1	DM0 E1	DM1 O0	DM0 O0	DM1 E0	DM0 E0		
		0	DM1 O3	DM0 O3	DM1 E3	DM0 E3	DM1 O2	DM0 O2	DM1 E2	DM0 E2	DM1 O1	DM0 O1	DM1 E1	DM0 E1	DM1 O0	DM0 O0	DM1 E0	DM0 E0		
<u>PRE</u>		0	X						BK3	BK2	BK1	BK0	X		1	0	0			
		0	X													0				
<u>REF</u>		0	X						BK3	BK2	BK1	BK0	X		1	1	0			
		0	X													REF OP1	REF OP0	0		
<u>PD Entry</u>		0	X													0	1	0		
		0	X													0	0	1		
<u>PD Exit</u>		0	X																	
		1	X																	
<u>DPD Entry</u>		0	X													0	1	0		
		0	X													1	0	1		
<u>DPD Exit</u>		0	X																	
		1	X																	
<u>ZQ</u> <u>Calibration</u>		0	ZQC OP1	ZQC OP0	X										0	0	1			
		0	X													1				
<u>RESET</u>		0	X													0	0	0		
		0	X													1				
<u>UTR</u>		0	X										UTR OP1	UTR OP0	UTR EN	1	1	1		
		0	X													0				

Table 7-2. MRS Truth Table

Command	CLK	DB Pins															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MRS		ODT			Zout				nWR			CL			0	1	0
		0	ODT PD	CSR FX	STB ODT	X											0
CL		WL=RL RL=AL*+CL Write-only (*AL=1)		DB [5:3]		000: CL=8 (default) 001: CL=10 010: CL=11 011: Reserved 100: Reserved 101: Reserved 110: CL=3 111: Reserved											
nWR		Write-only		DB [8:6]		000: nWR=4 001: nWR=6 010: nWR=7 011: nWR=8 (default) 100: nWR=10 101: nWR=12 110: nWR=14 111: nWR=16											
Zout		Write-only		DB [12:9]		xxx1: 23.7 ohm 0000: Open (output disabled, default) 0010: 120 ohm 0100: 90 ohm 0110: 51.4 ohm 1000: 60 ohm 1010: 40 ohm 1100: 36 ohm 1110: 27.7 ohm											
ODT		Write-only		DB [15:13]		000: Open 001: 60 ohm 010: 45 ohm 011: 25.7 ohm 100: 30 ohm 101: 20 ohm 110: 18 ohm 111: 13.85 ohm											
STBODT		Write-only		DB [12]		0: Disable ODT of STB (default) 1: Always enable ODT of STB											
CSRFX		Write-only		DB [13]		0: Refresh specified BK once and return to idle state (default) 1: Continuously refresh specified BK until user mark CS# go low pulse											
ODTPD		Write-only		DB [14]		0: ODT disabled by DRAM during PD (default) 1: ODT enabled by DRAM during PD											

Table 7-3. Burst Count Truth Table

Command	CLK	DB Pins															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD		CA6	CA5	CA4	X			BC					BA1	BA0	0	0	0
		CA9	CA8	CA7	X												0
WR		CA6	CA5	CA4	X			BC					BA1	BA0	0	0	1
		CA9	CA8	CA7	X												0
BC	Burst Count	DB [10:5]		000000: 0 000001: 1 000010: 2 ⋮ 111101: 61 111110: 62 111111: 63													

Table 7-4. ZQCOP Truth Table

Command	CLK	DB Pins															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ZQ Calibration		ZQC OP1	ZQC OP0	X										0	0	1	
		X															1
ZQ Calibration	ZQCOP Write-only	DB [15:14]		00: Calibration after initialization 01: Long Calibration 10: Short Calibration 11: ZQ Reset													

Table 7-5. REFOP Truth Table

Command	CLK		DB Pins															
	CK _{n-1}	CK _n	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REF			X						BK3	BK2	BK1	BK0	X			1	1	0
			X												REF OP1	REF OP0	0	
Refresh Period	REFOP	DB [2:1]		00: FST Refresh : tREFi = 100ns 01: LP Refresh : tREFi = 3.2us 10: Reserved 11: Reserved														

Table 7-6. UTREN Truth Table

Command	CLK	DB Pins															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UTR		X										UTR OP1	UTR OP0	UTR EN	1	1	1
		X															0
Utility Register Read	UTR (Data Pattern)	DB [5:4]		00: 0101, 0101, 0101, 0101 01: 1100, 1100, 1100, 1100 10: 0011, 0011, 0011, 0011 11: 1010, 1010, 1010, 1010													

Table 7-7. Serial Packet Truth Table (STB Pin)

Bit	NOP	RD/WRB	ACT	Utility	Reset
0	1	0	1	0	0
1	1	1	0	0	0
2	X	BA0	BA0	Toggle RW	0
3	X	BA1	BA1	BST	0
4	X	RD/WRB	RA0	PRE	0
5	X	CA4	RA1	REF	0
6	X	CA5	RA2	BK0	0
7	X	CA6	RA3	BK1	0
8	X	CA7	RA4	BK2	0
9	X	CA8	RA5	BK3	0
10	X	CA9	RA6	REFOP0	0
11	X	X	RA7	REFOP1	0
12	X	X	RA8	X	0
13	X	X	RA9	X	0
14	X	X	RA10	X	0
15	X	X	RA11	X	0

Table 7-8. Serial Utility Truth Table

Toggle RW	BST	PRE	REF	BK[0:3]	REFOP	Specification
0	0	0	0	0	0	Reset (All bits are "0")
0	0	0	1	V	V	BST then PRE All, start REF
0	0	1	0	V	X	Precharge specified bank
0	0	1	1	X	X	Not support
0	1	0	0	X	X	BST
0	1	0	1	X	X	Not support
0	1	1	0	V	X	BST then Precharge specified bank
0	1	1	1	X	X	Not support
1	X	X	X	X	X	Toggle RW

8 Command to Command Truth Tables

Table 8-1. Same Bank – PAR to SER

Current PAR \ Next SER	MRS	ACT	READ	WRITE	PRE	REF ⁽¹⁾
NOP	Legal ⁽¹⁰⁾	Legal ⁽¹⁰⁾	Legal	Legal	Legal ⁽¹⁰⁾	Legal ⁽¹⁰⁾
ACT	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal
READ	Illegal	Illegal	Legal	Illegal	Illegal	Illegal
WRITE	Illegal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT Toggle RW	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal
UTLT BST	Illegal	Illegal	Legal	Legal	Illegal	Illegal
UTLT PRE	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal
UTLT BST+PRE	Illegal	Illegal	Legal	Legal	Illegal	Illegal
UTLT REF	Illegal	Illegal	Legal	Legal	Illegal	Illegal

Table 8-2. Different Bank – PAR to SER

Current PAR \ Next SER	MRS	ACT	READ	WRITE	PRE	REF ⁽¹⁾
NOP	Legal ⁽¹⁰⁾	Legal ⁽¹⁰⁾	Legal	Legal	Legal ⁽¹⁰⁾	Legal ⁽¹⁰⁾
ACT ⁽⁵⁾	Illegal	Illegal	Legal	Legal	Illegal	Illegal
READ	Illegal	Illegal	Legal	Illegal	Illegal	Illegal
WRITE	Illegal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT Toggle RW	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal
UTLT BST	Illegal	Illegal	Legal	Legal	Illegal	Illegal
UTLT PRE	Illegal	Illegal	Legal	Legal	Illegal	Illegal
UTLT BST+PRE	Illegal	Illegal	Legal	Legal	Illegal	Illegal
UTLT REF	Illegal	Illegal	Legal	Legal	Illegal	Illegal

Table 8-3. Same Bank – PAR to PAR

Current PAR \ Next PAR	MRS	ACT	READ ⁽²⁾	WRITE ⁽²⁾	PRE	REF ⁽¹⁾
MRS	Legal	Legal	Legal	Legal	Legal	Legal
ACT	Legal ⁽⁷⁾	Illegal	Illegal	Illegal	Legal	Legal
READ	Legal ⁽⁸⁾	Legal	Legal	Legal	Illegal	Illegal
WRITE	Legal ⁽⁸⁾	Legal	Legal	Legal	Illegal	Illegal
PRE	Legal	Legal	Legal	Legal	Illegal ⁽¹¹⁾	Illegal ⁽¹¹⁾
REF	Legal	Legal	Legal	Legal	Legal	Legal

Table 8-4. Different Bank – PAR to PAR

Current PAR \ Next PAR	MRS	ACT	READ ⁽²⁾	WRITE ⁽²⁾	PRE	REF ⁽¹⁾
MRS	Legal	Legal	Legal	Legal	Legal	Legal
ACT ⁽⁵⁾	Legal ⁽⁷⁾	Legal	Legal	Legal	Legal	Legal
READ	Legal ⁽⁸⁾	Legal	Legal	Legal	Legal	Illegal
WRITE	Legal ⁽⁸⁾	Legal	Legal	Legal	Legal	Illegal
PRE	Legal	Legal	Legal	Legal	Legal	Illegal ⁽¹¹⁾
REF	Legal	Legal	Legal	Legal	Legal	Legal

Table 8-5. Same Bank – SER to SER

Current SER Next SER	NOP	ACT	READ	WRITE	UTLT Toggle RW	UTLT BST	UTLT PRE	UTLT BST+PRE	UTLT REF ⁽¹⁾
NOP	Legal	Legal	Legal	Legal	Legal ^(9, 9-1)	Legal ⁽¹⁰⁾	Legal	Legal ⁽¹⁰⁾	Legal ⁽¹⁰⁾
ACT	Legal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Illegal
READ	Legal ⁽³⁾	Legal ⁽³⁾	Legal	Illegal	Legal ^(9, 9-1)	Illegal	Illegal	Illegal	Illegal
WRITE	Legal ⁽⁴⁾	Legal ⁽⁴⁾	Illegal	Legal	Legal ^(9, 9-1)	Illegal	Illegal	Illegal	Illegal
UTLT Toggle RW	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT BST	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT PRE	Legal	Legal	Illegal	Illegal	Illegal	Illegal	Illegal ⁽¹¹⁾	Illegal	Illegal
UTLT BST+PRE	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT REF	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal

Table 8-6. Different Bank – SER to SER

Current SER Next SER	NOP	ACT	READ	WRITE	UTLT Toggle RW	UTLT BST	UTLT PRE	UTLT BST+PRE	UTLT REF ⁽¹⁾
NOP	Legal	Legal	Legal	Legal	Legal ^(9, 9-1)	Legal ⁽¹⁰⁾	Legal	Legal ⁽¹⁰⁾	Legal ⁽¹⁰⁾
ACT ⁽⁵⁾	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
READ	Legal	Legal	Legal	Illegal	Legal ^(9, 9-1)	Illegal	Legal	Illegal	Illegal
WRITE	Legal	Legal	Illegal	Legal	Legal ^(9, 9-1)	Illegal	Legal	Illegal	Illegal
UTLT Toggle RW	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT BST	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT PRE	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT BST+PRE	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal
UTLT REF	Legal	Legal	Legal	Legal	Illegal	Illegal	Legal	Illegal	Illegal

Table 8-7. Same Bank – SER to PAR

Current SER Next PAR	NOP	ACT	READ	WRITE	UTLT Toggle RW	UTLT BST ⁽⁶⁾	UTLT PRE	UTLT BST+PRE ⁽⁶⁾	UTLT REF ⁽¹⁾
MRS	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Legal
ACT	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal
READ	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Illegal	Illegal
WRITE	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Illegal	Illegal
PRE	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Illegal ⁽¹¹⁾	Illegal ⁽¹¹⁾
REF	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Legal

Table 8-8. Different Bank – SER to PAR

Current SER Next PAR	NOP	ACT	READ	WRITE	UTLT Toggle RW	UTLT BST ⁽⁶⁾	UTLT PRE	UTLT BST+PRE ⁽⁶⁾	UTLT REF ⁽¹⁾
MRS	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Legal
ACT ⁽⁵⁾	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Legal
READ	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Illegal
WRITE	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Illegal
PRE	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Illegal ⁽¹¹⁾
REF	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Illegal	Legal	Legal

Notes:

1. Must finish REF sequence and satisfy specific timing.
2. Must achieve specified burst count and satisfy specific timing.
3. The current state should be PAR-READING or SER-READING. If current state is PAR-READING, issued SER-CMD number should not exceed burst count.
4. The current state should be PAR-WRITING or SER-WRITING. If current state is PAR-WRITING, issued SER-CMD number should not exceed burst count.
5. Specified bank should be at precharged state.
6. Any PAR-CMD after SER-BST should satisfy specific timing.
7. The previous state of MRS should be precharged state.
8. The previous state of MRS should be active state.
9. Number of Bubble NOP following Toggle R/W command is defined in [Table 3-1](#).
9.1 The max. Bubbles number is 80 clks to avoid staying in serial mode without actually doing read or write.
10. During next Serial NOP command, STB must keep High from t0 through t15 (entire 8 clks).
11. Target bank should be in precharged state.

9 Absolute Maximum Ratings

Table 9-1. Absolute Maximum Ratings

Symbol	Parameter	EM6GA16L		Unit
		Min.	Max.	
V _{DD}	Voltage on V _{DD} pin relative to V _{SS}	-0.4	1.8	v
V _{DDQ}	Voltage on V _{DDQ} pin relative to V _{SS}	-0.4	1.8	v
V _{DD1}	Voltage on V _{DD1} pin relative to V _{SS}	-0.4	1.8	v

10 Input/Output Capacitance

Table 10-1. Capacitance

Symbol	Parameter	KGD		FBGA / WLCSP		Unit
		Min.	Max.	Min.	Max.	
C _{CK}	Input Capacitance (CLK, CLK#)	0.2	0.9	0.5	1.2	pF
C _{DCK}	Input capacitance delta (CLK, CLK#)	0	0.15	0	0.15	pF
C _I	Input capacitance (CS#)	0.2	0.9	0.5	1.1	pF
C _{IO}	Input/output capacitance (DB, DQS, DQS#, STB)	0.3	1.4	1.0	1.8	pF
C _{DDQS}	Input/output capacitance delta (DQS, DQS#)	0	0.2	0	0.2	pF
C _{DIO}	Input/output capacitance delta (DB, STB)	-0.25	0.25	-0.25	0.25	pF
C _{ZQ}	Input/output capacitance ZQ Pin	0.3	1.4	0	2.0	pF

11 D.C. & A.C. Operating Conditions

11.1 Operating Conditions

Table 11-1. Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
V _{DD1}	Supply voltage	1.425	1.5	1.575	V	1-3
V _{DD}	Supply voltage	1.425	1.5	1.575	V	1-3
V _{DDQ}	Supply voltage for IO	1.425	1.5	1.575	V	1-3
V _{IH(AC)}	AC input logic high	V _{REF} + 0.3	-	-	V	
V _{IL(AC)}	AC input logic Low	-	-	V _{REF} - 0.3	V	
V _{IH(DC)}	DC input logic high	V _{REF} + 0.100	-	-	V	
V _{IL(DC)}	DC input logic Low	-	-	V _{REF} - 0.100	V	
V _{REF}	Reference Voltage for DB, CS#, STB inputs	0.49 x V _{DD}	-	0.51 x V _{DD}	V	

NOTE1: The DC value is the linear average of V_{DD1}/V_{DD}/V_{DDQ}(t) over a very long period of time (e.g., 1 sec).

NOTE2: If maximum limit is exceeded, input levels shall be governed by **RPC DRAM** specifications.

NOTE3: Under these supply voltages, the device operates to this **RPC DRAM** specification.

11.2 D.C. Parameters

Table 11-2. IDD specification parameters and test conditions

($V_{DD1} = V_{DD} = V_{DDQ} = 1.5V \pm 0.075$, $T_{OPER} = -40 \sim 95 \text{ }^\circ\text{C}$)

Parameter & Test Condition	Symbol	1600	Unit
		Max.	
Operating One Bank Active-Precharge Current CK: On; CS#: High between ACT and PRE; STB: High between ACT and PRE; Command, DB[0:15]: valid command; Bank Activity: Cycling with one bank active at a time: 0,1,2,3,0,...; Output Buffer: Zout=Open; ODT=Open	I_{DD0}	70	mA
Operating One Bank Active-Read-Precharge Current CK: On; BC: 0; CS#: High between ACT, RD and PRE; STB: High between ACT, RD and PRE; DB[0:15]: valid command; Data Pattern: partially toggling; Bank Activity: Cycling with one bank active at a time: 0,1,2,3,0,...; Output Buffer: Zout=Open; ODT=Open	I_{DD1}	90	mA
Precharge Standby Current CK: On; CS#: stable at 1; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all banks closed; Output Buffer: Zout=Open; ODT=Open	I_{DD2N}	16	mA
Precharge Power-Down Current CK: On; CS#: stable at 0; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all banks closed; Output Buffer: Zout=Open; ODT=Open; Power Down Mode: Enabled;	I_{DD2P}	4.55	mA
Active Standby Current CK: On; CS#: stable at 1; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all banks opened; Output Buffer: Zout=Open; ODT=Open	I_{DD3N}	30	mA
Active Power-Down Current CK: On; CS#: stable at 0; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all banks opened; Output Buffer: Zout=Open; ODT=Open; Power Down Mode: Enabled;	I_{DD3P}	8.5	mA
Operating Burst Read Current CK: On; BC: Don't Care; CS#: stable at 1; STB: enter Serial Mode and cycling RD commands through banks 1,2,3,0,1, ... for every burst; Bank Activity: all banks opened; Output Buffer: Zout=Open; ODT=Open; Data pattern is 00110011 00110011;	I_{DD4R}	115	mA
Operating Burst Write Current CK: On; BC: Don't Care; CS#: stable at 0; STB: enter Serial Mode and cycling WR commands through banks 1,2,3,0,1, ... for every burst; Bank Activity: all banks opened; Output Buffer: Zout=Open; ODT=Open; Data pattern is 00110011 00110011;	I_{DD4W}	135	mA
FST Refresh Current CK/CK#: stable at 0/1 after tCKSPE; CS#: stable at 1; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all banks closed; Output Buffer: Zout=Open; ODT=Open; Refresh command: Enabled with REFOP0=0;	I_{DD6_FST}	40	mA
LP Refresh Current CK/CK#: stable at 0/1 after tCKSPE; CS#: stable at 1; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all banks closed; Output Buffer: Zout=Open; ODT=Open; Refresh command: Enabled with REFOP0=1;	I_{DD6_LP}	5.5	mA
Deep-Power-Down Current CK: On; CS#: stable at 0; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all banks closed; Output Buffer: Zout=Open; ODT=Open; Deep-Power Down Mode: Enabled;	I_{DD9}	620	uA

Note 1. Burst Length: fixed BL16.

Note 2. Output Buffer Enabled

Note 3. Operating Read/Write Mode might enter Serial Burst Mode

Note 4. FST Refresh: REFOP0=0, LP Refresh: REFOP0=1

11.3 A.C. Parameters

Table 11-3. Recommended AC Parameters

($V_{DD1} = V_{DD} = V_{DDQ} = 1.5V \pm 0.075$, $T_{OPER} = -40 \sim 95$ °C)


Symbol	Parameter	Speed-1600 CL=11		Unit	
		Min.	Max.		
t_{RCD}	ACT to internal read or write delay time	13.75	-	ns	
t_{RP}	PRE command period	13.75	-	ns	
t_{RC}	ACT to ACT or REF command period	48.75	-	ns	
t_{RAS}	ACTIVE to PRECHARGE command period	35	-	ns	
$t_{CK(avg)}$	Average clock period	CL=3, 250 MHz (500 MTPS/pin)	4	-	ns
		CL=8, 400 MHz (800 MTPS/pin)	2.5	-	ns
		CL=8, 600 MHz (1200 MTPS/pin)	1.667	-	ns
		CL=10, 667 MHz (1333 MTPS/pin)	1.5	-	ns
		CL=11, 800 MHz (1600 MTPS/pin)	1.25	-	ns
t_{RESET}	Reset time	5	-	us	
t_{CSS}	CS# Setup Time	10	-	ns	
t_{CSH}	CS# Hold Time	5	-	ns	
t_{WR}	WRITE recovery time	15	-	ns	
t_{MRD}	Mode Register Set command cycle time	4	-	tCK	
t_{RRD}	ACTIVE to ACTIVE command period	7.5	-	ns	
t_{IS}	CS# setup time to CK, CK# referenced to $V_{IH}(AC)/V_{IL}(AC)$ levels	170	-	ps	
t_{IH}	CS# hold time from CK, CK# referenced to $V_{IH}(DC)/V_{IL}(DC)$ levels	120	-	ps	
$t_{IS_STB}^{*1}$	STB setup time to CK, CK# referenced to $V_{IH}(AC)/V_{IL}(AC)$ levels	10	-	ps	
$t_{IH_STB}^{*1}$	STB hold time from CK, CK# referenced to $V_{IH}(DC)/V_{IL}(DC)$ levels	45	-	ps	
t_{DS}^{*2}	Data setup time to DQS, DQS# referenced to $V_{IH}(AC)/V_{IL}(AC)$ levels	10	-	ps	
t_{DH}^{*2}	Data hold time from DQS, DQS# referenced to $V_{IH}(DC)/V_{IL}(DC)$ levels	45	-	ps	
Refresh	Data retention time	-	64	ms	
t_{DQSK}	DQS, DQS# rising edge output access time from rising CK, CK#	2500	6000	ps	
t_{DQSQ}	DQS, DQS# to DB skew, per group, per access	-	135	ps	
t_{REFI}	Average periodic refresh interval	FST Refresh : REFOP0=0	100		ns
		LP Refresh : REFOP0=1	3.2		us
t_{PPD}	Delay time from one parallel command to next parallel command	Activate state	8 or 8's multiples		tCK
		Idle state	4	-	tCK
t_{WPRE}	DQS, DQS# differential WRITE Preamble	0.9	-	tCK	
t_{WPST}	DQS, DQS# differential WRITE Postamble	CL=3	0.5	-	tCK
		CL=8, 10~11	4.5	-	tCK
t_{MOD}	Mode Register Set command update delay	Min: max (12tCK, 15ns)		tCK	
t_{BESL}	End of Burst to STB Low	Read	9	-	tCK
		Write	11	-	tCK
t_{DPD}	Minimum DPD period	500	-	us	
t_{INIT}	Latency from Deep Power Down Exit to valid command	200	-	us	
t_{RFQSL}	DQS/DQS# Low time after exit BUSY state	5	-	ns	
t_{CKSPE}	Valid clock requirement after refresh entry, PD or DPD entry	10	-	tCK	
t_{CKSPX}	Valid clock requirement before refresh exit, PD or DPD exit	10	-	tCK	

t _{RFQSD}	Latency from Refresh command to DQS/DQS# High (BUSY) state	-	3 x t _{REFI}		
t _{PXCSL}	Latency from exiting Refresh or PD Mode to CS# go low	10	-	ns	
t _{CSLR}	CS# low pulse range for loop mode refresh	2	5	ns	
t _{RTW}	Delay from Toggle R/W in Read Burst transfer to Write Burst command	CL=3	0	80	tCK
		CL=8, 10~11	8	80	tCK
t _{WTR}	Delay from Toggle R/W in Write Burst transfer to Read Burst command	CL=3	0	80	tCK
		CL=8, 10~11	8	80	tCK
t _{LZ(DQS)}	DQS Low-Z from clock	Min: t _{DQSCK(MIN)} - 300		ps	
t _{LZ(DB)}	DB Low-Z from clock	Min: t _{DQSCK(MIN)} - 300		ps	
t _{HZ(DQS)}	DQS High-Z from clock	Max: t _{DQSCK(MAX)} - 100		ps	
t _{HZ(DB)}	DB High-Z from clock	Max: t _{DQSCK(MAX)} + (1.4 × t _{DQSQ(MAX)})		ps	
t _{ZOINIT}	Initialization calibration time	1	-	us	
t _{ZQCL}	Long calibration time	360	-	ns	
t _{ZQCS}	Short calibration time	90	-	ns	
t _{ZQRESET}	Calibration RESET time	50	-	ns	
t _{RPRE}	READ preamble	0.9	-	tCK	
t _{RPST}	READ postamble	0.3	-	tCK	
t _{CKE}	Minimum power down period time	Min: max(7.5ns, 3nCK)		ns	
t _{DQSS}	DQS, DQS# rising edge to CK, CK# rising edge	-0.25	0.25	tCK	

Note 1. For Speed-1600, ac/dc referenced for 1V/ns STB-slew rate and 2V/ns CK slew rate.


Note 2. For Speed-1600, ac/dc referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate.

12 Timing Waveform




Note:
 Parallel Command can be issued one command at a time.
 The next Parallel Command can not be issued before meeting t_{PPD} or other timing constraint (t_{RRD} , t_{RCD} , ...)

Figure 12-1. Parallel Request Packet Timing



- Notes:
1. Parallel Commands includes Activate, Pre Charge, Refresh, MRS Setting, Read, Write.
 2. If Burst Read/Write doesn't initiate Serial CMD by sending all NOP until end of Burst Count, The burst will stop after Burst Count is satisfied. The next Parallel CMD can be issued later.
 3. Fixed AL=1


Figure 12-2. Back to Back Parallel Command (with Parallel Burst Read)



Notes:

1. Parallel Commands includes Activate, Pre Charge, Refresh, MRS Setting, Read, Write.
2. If Burst Read/Write doesn't initiate Serial CMD by sending all NOP until end of Burst Count, The burst will stop after Burst Count is satisfied. The next Parallel CMD can be issued later.
3. Fixed AL=1


Figure 12-3. Back to Back Parallel Command (with Parallel Burst Write)



Notes:

1. PCOM_1, PCOM_2 could be Activate, Pre Charge or MRS Setting.
2. PCOM_3 could be any parallel command includes Activate, Pre Charge, Refresh, MRS Setting, Read, Write.

Figure 12-4. Back to Back Parallel Command (without Parallel Burst Write/Read)



Notes:

1. Assume Bank A already be Activated
Valid S-CMD (Serial Command) includes: Activate or Pre Charge Bank B/C/D when Bank A is bursting, Write Burst to Bank A/B/C/D, NOP, Toggle Write to Read, Burst Stop w/ or w/o Pre Charge, Refresh.
2. Fixed $AL=1$

Figure 12-5. Burst Write to Serial Command






Figure 12-6. t_{WPST} in Low Latency



Notes:

1. During Refresh, DRAM will drive both DQS and DQSB "High" To indicate DRAM Busy state. Each refresh CMD refreshes 1~4 full bank. Refresh can easily assign to full cell, partial banks
2. MRS's CSRFx=1, after t_{RFQSD}, CS# is allowed to pull low pulse.


Figure 12-7. Full Bank Auto Burst Refresh



Notes:

1. Assume Bank A already be Activated
Valid S-CMD (Serial Command) includes: Activate or Pre Charge Bank B/C/D when Bank A is bursting, Read Burst to Bank A/B/C/D, NOP, Toggle Read to Write, Burst Stop w/ or w/o Pre Charge, Refresh.
2. Fixed AL=1


Figure 12-8. Burst Read to Serial Command



Notes:

1. Each Serial CMD block is 8-cycles (16-bits).
2. Each Data Transfer block is 8-cycles (BL16)
3. Burst can be either Read or Write, Change Bank doesn't toggle R/W, NOP keeps current Burst condition
4. NOP : No Operation Command
5. Bx : Change Burst to Bank x
6. Px : Pre Charge Bank x
7. Ax : Activate Bank x
8. Column addr X or Y or Z are random address in one of combinations of CA[4:9]

Figure 12-9. Seamless Burst



Notes:

1. The number of RTW or WTR Bubbles are specified in [Table 3-1](#).
2. Toggle Write or Read can apply to any Bank already activated.
3. NOP : No Operation Command.
4. Tog : Toggle Read/Write.
5. Wx : Write to Bank x.
6. Rx : Read from Bank x.

Figure 12-10. Toggle Read Write






Figure 12-11. Serial or Parallel Read Stopped by BST or BST + PRE




Notes:

1. Vaild1 CMD: ACT/RD/WR/PRE command are allowed
2. Vaild2 CMD: all parallel command are allowed
3. ACT command should satisfy specific timing
4. PRE command should satisfy specific timing
5. The previous state of MRS should be precharged state
6. The previous state of UTR should be precharged state
7. The previous state of ZQ calibration should be precharged state


Figure 12-12. Serial or Parallel Write Stopped by BST + PRE




ZQINIT (Initialization Timing)



ZQCS (Short Timing)



ZQCL (Long Timing)



ZQRESET (Reset Timing)




Figure 12-13. ZQ Calibration Timing

13 Package Outline Information

13.1 Package Dimensions

Table 13-1. 96-Ball FBGA (9 x 13 x 1.2mm) Dimension Table

Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	--	--	0.047	--	--	1.20
A1	0.010	--	0.016	0.25	--	0.40
D	0.350	0.354	0.358	8.90	9.00	9.10
E	0.508	0.512	0.516	12.90	13.00	13.10
D1	--	0.252	--	--	6.40	--
E1	--	0.472	--	--	12.00	--
F	--	0.126	--	--	3.20	--
e	--	0.031	--	--	0.80	--
b	0.016	0.018	0.020	0.40	0.45	0.50

Table 13-2. 50-Ball WLCSP (1.96 x 4.63 x 0.545mm) Dimension Table

Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	0.0191	0.0203	0.0215	0.485	0.515	0.545
A1	0.0067	0.0075	0.0083	0.170	0.190	0.210
A2	0.0110	0.0118	0.0126	0.280	0.300	0.320
A3	0.0009	0.0010	0.0011	0.022	0.025	0.028
∅ b	0.0085	0.0094	0.0104	0.215	0.240	0.265
D	0.1811	0.1823	0.1835	4.600	4.630	4.660
E	0.0760	0.0772	0.0783	1.930	1.960	1.990
D1	--	0.1693	--	--	4.300	--
E1	--	0.0630	--	--	1.600	--
e	--	0.0157	--	--	0.400	--
e1	--	0.0295	--	--	0.750	--

* Special Notice: Pitch e and pitch $e1$ of Y coordinates are different values.

13.2 Package Outline 96-Ball FBGA (9 x 13 x 1.2mm)




Figure 13-1. Package Outline Drawing Information for 96-Ball FBGA (x16)

13.3 Package Outline 50-Ball WLCSP (1.96 x 4.63 x 0.545mm)




Figure 13-2. Package Outline Drawing Information for WLCSP (x16)

Revision History

Rev	Date	Comments
1.0	September 08, 2020	Initial release.
1.1	May 28, 2021	<ol style="list-style-type: none"> 1. Added Block Diagram 2. Updated Section 2.13 – On Chip Termination 3. Revised waveform for tWPST 4. Updated Section 3.3 – Cycle Start and Command/Address Streaming via STB Pin 5. Updated Section 5 – Refreshing the DRAM Memory Array 6. Removed Section 6 – Multi Drop 7. Updated tWPST and VIH(AC)/VIL(AC) specifications 8. Removed tCHKREF, tCHKDLY, tCSSL, tRECSH Parameter 9. Added tPPD Parameter 10. Added waveform for tWPST in Low Latency (Subsequent parts are numbered accordingly)
1.2	September 09, 2021	<ol style="list-style-type: none"> 1. Revised tIS Parameter 2. Added Note 1 and Note 2 of Table 10-3 Recommended AC Parameters
1.3	February 22, 2023	<ol style="list-style-type: none"> 1. Removed 54-ball FBGA package 2. Updated wording in Section 2.13 – On Chip Termination 3. Updated Table 2-3 Zout Resistance Selection Matrix 4. Updated Figure 2-2, Figure 2-7, Figure 2-8, Figure 3-4 and Figure 12-11 waveform 5. Renamed as On-Die Termination Definition and Parameters 6. Added Section 6 – Multi Drop 7. Updated Table 7-1, Parallel Packet Command Truth Table 8. Updated Table 7-2, MRS Truth Table 9. Revised IDD2P – Precharge Power-Down Current 10. Removed Frequency of 933MHz 11. Revised tBESL – Read Parameter 12. Removed Table A-1. 256Mb RPC DRAM Families

No. 6, Technology Rd. V, Hsinchu Science Park, Hsinchu, Taiwan 30078, R.O.C.

TEL: (886)-3-5782345 FAX: (886)-3-5778671

All product names and trademarks are the property of their respective owners. RPC® and RPC DRAM® are registered trademarks of Etron Technology

The RPC DRAM Technology may be covered by one or more US and Foreign Patents including US Patents 10,380,060 and 10,642,776

Etron Technology, Inc. reserves the right to change products or specification without notice.