64M x 16 bit DDR Synchronous DRAM (SDRAM)

Advance (Rev. 1.1, Mar. /2019)

Features

• Fast clock rate: 250/200MHz

Differential Clock CK & CK

Bi-directional DQS

• DLL enable/disable by EMRS

• Fully synchronous operation

• Internal pipeline architecture

• Four internal banks, 16M x 16-bit for each bank

• Programmable Mode and Extended Mode registers

- CAS Latency: 2, 2.5, 3 - Burst length: 2, 4, 8

- Burst Type: Sequential & Interleaved

Individual byte write mask control

• DM Write Latency = 0

Auto Refresh and Self Refresh

• 8192 refresh cycles / 64ms

• Precharge & active power down

• Power supplies: VDD & VDDQ = $2.5V \pm 0.2V$

• Operating Temperature: T_A = -40~85°C (Industrial)

Interface: SSTL_2 I/O InterfacePackage: Pb free and Halogen free

- 66 Pin TSOP II, 0.65mm pin pitch

- 60-Ball, 8x13x1.2 mm (max) FBGA

Overview

The EM6AC160 SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 1024 Mbits. It is internally configured as a guad 16M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and \overline{CK} . Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The EM6AC160 provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a selftimed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, EM6AC160 features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth; result in a device particularly well suited to high performance main memory and graphics applications.

Table 1. Ordering Information

Part Number	Clock Frequency	Data Rate	Package
EM6AC160TSA-4IG	250MHz	500Mbps/pin	TSOP II
EM6AC160TSA-5IG	200MHz	400Mbps/pin	TSOP II
EM6AC160BKA-4IH	250MHz	500Mbps/pin	FBGA
EM6AC160BKA-5IH	200MHz	400Mbps/pin	FBGA

TS: indicates TSOP II package

BK: indicates 8x13x1.2 mm FBGA package A(11th digit): indicates Generation Code

I: indicates Industrial Grade

G: indicates Pb and Halogen free for TSOPII Package H: indicates Pb and Halogen free for FBGA Package

Etron Technology, Inc.

No. 6, Technology Rd. V, Hsinchu Science Park, Hsinchu, Taiwan 30078, R.O.C.

TEL: (886)-3-5782345 FAX: (886)-3-5778671


Figure 1. Pin Assignment (Top View)

	ı			1
VDD		1 0	66	VSS
DQ0		2	65	DQ15
VDDQ		3	64	VSSQ
DQ1		4	63	DQ14
DQ2		5	62	DQ13
VSSQ		6	61	VDDQ
DQ3		7	60	DQ12
DQ4		8	59	DQ11
VDDQ		9	58	VSSQ
DQ5		10	57	DQ10
DQ6		11	56	DQ9
VSSQ		12	55	VDDQ
DQ7		13	54	DQ8
NC		14	53	NC NC
VDDQ		15	52	VSSQ
LDQS		16	51	UDQS
A13		17	50	NC NC
VDD		18	49	VREF
NC		19	48	VSS
LDM		20	47	UDM
WE		21	46	СК
CAS		22	45	СК
RAS		23	44	CKE
CS		24	43	NC NC
NC		25	42	A12
BA0		26	41	A11
BA1		27	40	A9
A10/AP		28	39	A8
A0		29	38	A7
A1		30	37	A6
A2		31	36	A5
А3		32	35	A4
VDD		33	34	vss
	ι			

Figure 2. Ball Assignment (Top View)

	1	2	3	•••	7	8	9
Α	(VSSQ)	DQ15	VSS		VDD	DQ0) (VDDQ)
В	DQ14 (VDDQ	DQ13		DQ2	VSSQ) DQ1
С	DQ12 (VSSQ	DQ11		DQ4	VDDQ) DQ3
D	DQ10 (VDDQ	DQ9		DQ6	VSSQ) DQ5
E	DQ8	VSSQ	UDQS		LDQS	VDDQ	DQ7
F	VREF (VSS	UDM		LDM	VDD) (A13)
G	(CK	CK		WE	CAS)
Н	(A12	CKE		RAS	CS)
J	(A11	A9		BA1	BA0)
K	(A8	A7		A0	A10)
L	(A6	A5		A2	A1)
M		A4	VSS		VDD	A3)

Figure 3. Block Diagram



Pin Descriptions

Table 2. Pin Details

Symbol	Туре	Description
CK, CK	Input	Differential Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Input and output data is referenced to the crossing of CK and $\overline{\text{CK}}$ (both directions of the crossing)
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A13	Input	Address Inputs: A0-A13 are sampled during the BankActivate command (row address A0-A13) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge).
CS	Input	Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS	Input	Row Address Strobe: The \overline{RAS} signal defines the operation commands in conjunction with the \overline{CAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} and \overline{CS} are asserted "LOW" and \overline{CAS} is asserted "HIGH" either the BankActivate command or the Precharge command is selected by the \overline{WE} signal. When the \overline{WE} is asserted "HIGH" the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \overline{WE} is asserted "LOW" the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS	Input	Column Address Strobe: The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW" the column access is started by asserting $\overline{\text{CAS}}$ "LOW". Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or "LOW".
WE	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.
LDQS,	Input /	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is
UDQS	Output	edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15	Input / Output	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.
V_{DD}	Supply	Power Supply: 2.5V ±0.2V .
Vss	Supply	Ground
V _{DDQ}	Supply	DQ Power: 2.5V ±0.2V . Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	Reference Voltage for Inputs: +0.5 x VDDQ
NC	-	No Connect: These pins should be left unconnected.

Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Table 3. Truth Table (Note (1), (2))


Command	State	CKEn-1	CKEn	DM	BA0,1	A 10	A 0-9, 11-13	CS	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	Н	Χ	Χ	V	Rov	w address	L	L	Н	Н
BankPrecharge	Any	Н	Χ	Χ	V	L	X	L	L	Н	L
PrechargeAll	Any	Н	Χ	Χ	Χ	Н	X	L	L	Н	L
Write	Active ⁽³⁾	Н	Χ	Χ	V	L	Column address	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Χ	Χ	V	Н	(A0 ~ A9)	L	Н	L	L
Read	Active ⁽³⁾	Н	Χ	Χ	V	L	Column address	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Χ	Х	V	Н	(A0 ~ A9)	L	Н	L	Н
(Extended) Mode Register Set	ldle	Н	Χ	Χ		OP c	ode	L	L	L	L
No-Operation	Any	Н	Χ	Χ	Χ	Х	X	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Χ	Χ	Χ	Х	X	L	Н	Н	L
Device Deselect	Any	Н	Χ	X	Χ	Х	X	Н	Χ	Χ	Χ
AutoRefresh	ldle	Н	Н	Χ	Χ	Χ	X	L	L	L	Н
SelfRefresh Entry	ldle	Н	L	Χ	Χ	Х	X	L	L	L	Н
SelfRefresh Exit	ldle	L	Н	Х	Х	Х	X	Н	Х	Χ	Χ
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode	ldle	Н	L	Х	Х	Х	X	Н	Х	Χ	Χ
Entry								L	Н	Н	Н
Precharge Power Down Mode	Any	L	Н	Х	Х	Х	X	Н	Х	Х	Х
Exit	(PowerDown)							L	Н	Н	Н
Active Power Down Mode	Active	Н	L	Х	Х	Х	X	Н	Χ	Χ	Χ
Entry								L	V	V	V
Active Power Down Mode	Any	L	Н	Х	Х	Х	X	Н	Х	Χ	Χ
Exit	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Χ	L	Χ	Χ	X	Χ	Χ	Χ	Χ
Data Input Mask Enable ⁽⁵⁾	Active	Н	Χ	Ι	Χ	Х	X	Χ	Χ	Χ	Χ

- **Note:** 1. V=Valid data, X=Don't Care, L=Low level, H=High level
 - 2. CKEn signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 - 3. These are states of bank designated by BA signal.
 - 4. Device state is 2, 4, and 8 burst operation.
 - 5. LDM and UDM can be enabled respectively.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A13 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.

Table 4. Mode Register Bitmap



Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Durat Langth		Start Address	S	Cognoptial	Interlegue		
Burst Length	A2	A1	A0	Sequential	Interleave		
2	Х	Х	0	0, 1	0, 1		
	X	Χ	1	1, 0	1, 0		
	X	0	0	0, 1, 2, 3	0, 1, 2, 3		
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2		
4	X	1	0	2, 3, 0, 1	2, 3, 0, 1		
	X	1	1	3, 0, 1, 2	3, 2, 1, 0		
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7		
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6		
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5		
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4		
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3		
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2		
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1		
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0		

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \le CAS$ Latency X t_{CK}

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A 7	Test Mode
0	0	Normal mode
1	0	DLL Reset

• (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A13 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The Extened Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of A0 ~ A13, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 11. Extended Mode Register Bitmap

BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A 3	A2	A1	Α0	Α	Address Field	
0	1		RI	RFU must be set to "0" DS1 RFU must be set to "0"								to "0"	DS0	DLI	LE	Extended Mod	le Register	
BA0	Mod	de	A	6 A1	D	rive S	Streng	th	Comment					Α0	DLL			
0	MR	S	0	0		F	ull									0	Enable	
1	EMF	RS	0	1		We	eak									1	Disable	
			1	0		RI	FU		Reserved For Future					1 -				
			1	1	Mate	Matched impedance Output driver matches impedance												

Table 12. Absolute Maximum Rating

Symbol	Item	Values	Unit
V _{I/O}	Voltage on I/O Pins Relative to Vss	- 0.5 ~ V _{DDQ} + 0.5	٧
V _{DD} , V _{DDQ}	Voltage on VDD, VDDQ Supply Relative to Vss	- 1 ~ 3.6	V
VIN	Voltage on Inputs Relative to Vss	- 1 ~ 3.6	٧
TA	Ambient Temperature	- 40 ~ 85	۰C
T _{STG}	Storage Temperature	- 55 ~ 150	°C
TSOLDER	Soldering Temperature	260	°C
P _D	Power Dissipation	1.3	W
los	Short Circuit Output Current	50	mA

Note: Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.

Table 13. Recommended D.C. Operating Conditions (V_{DD} = $2.5V \pm 0.2V$, T_A = $-40 \sim 85$ °C)

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Power Supply Voltage	2.3	2.7	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
V _{REF}	Input Reference Voltage	0.49 x V _{DDQ}	0.51 x V _{DDQ}	٧
VIH (DC)	Input High Voltage (DC)	V _{REF} + 0.15	V _{DDQ} + 0.3	V
VIL (DC)	Input Low Voltage (DC)	- 0.3	VREF - 0.15	٧
V _{TT}	Termination Voltage	VREF - 0.04	VREF + 0.04	٧
VIN (DC)	Input Voltage Level, CK and CK inputs	- 0.3	VDDQ + 0.3	V
V _{ID} (DC)	Input Different Voltage, CK and \overline{CK} inputs	0.36	VDDQ + 0.6	V
lı	Input leakage current	- 2	2	μА
loz	Output leakage current	- 5	5	μА
Іон	Output High Current (VoH = 1.95V)	- 16.2	-	mA
loL	Output Low Current (VoL = 0.35V)	16.2	-	mA

Note: All voltages are referenced to Vss.

Table 14. Capacitance ($V_{DD} = 2.5V$, $T_A = 25$ °C)

Symbol	Parameter	Min.	Max.	Delta	Unit
C _{IN1}	Input Capacitance (CK, CK)	3	4.5	0.5	pF
C _{IN2}	Input Capacitance (All other input-only pins)	3	4.5	0.5	рF
C _{I/O}	DQ, DQS, DM Input/Output Capacitance	3.5	5	0.5	рF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

Table 15. D.C. Characteristics (V_{DD} = 2.5V \pm 0.2V, T_A = -40 \sim 85 $^{\circ}$ C)

		-41	-5I		
Parameter & Test Condition	Symbol	Ma	ax.	Unit	Note
OPERATING CURRENT:					
One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	170	160	mA	
OPERATING CURRENT:					
One bank; BL=4; reads - Refer to the following page for detailed test conditions	IDD1	190	180	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT:	IDD2P	10	10	mA	
All banks idle; power-down mode; tck=tck(min); CKE = LOW	IDDZI	10	10	ША	
PRECHARGE FLOATING STANDBY CURRENT:					
CS = HIGH; all banks idle; CKE = HIGH; tck =tck(min); address and other control inputs changing once per clock cycle; $VIN = VREF$ for DQ, DQS and DM	IDD2F	80	70	mA	
PRECHARGE QUIET STANDBY CURRENT:					
CS =HIGH; all banks idle; CKE =HIGH; tcK=tcK(min) address and other control inputs stable at ≥ VIH(min) or ≤ VIL (max); VIN = VREF for DQ, DQS and DM	IDD2Q	80	70	mA	
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; tck=tck(min)	IDD3P	40	40	mA	
ACTIVE STANDBY CURRENT: CS=HIGH;CKE=HIGH; one bank					
active; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	130	130	mA	
OPERATING CURRENT BURST READ : BL=2; READS;					
Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA; 50% of data changing on every transfer	IDD4R	300	260	mA	
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	300	260	mA	
AUTO REFRESH CURRENT : tRC=tRFC(min); tCK=tCK(min)	IDD5	320	280	mA	
SELF REFRESH CURRENT: Self Refresh Mode; CKE≦0.2V; tcK=tcK(min)	IDD6	12	12	mA	1
BURST OPERATING CURRENT 4 bank operation:					
Four bank interleaving READs; BL=4; with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	460	420	mA	

Table 16. Electrical Characteristics and Recommended A.C.Operating Condition

(V_{DD} = $2.5V \pm 0.2V$, T_A = $-40 \sim 85$ °C)

Symbol	Parameter		-41			-5I		Note
Symbol	Parameter		Min.	Max.	Min.	Max.	Unit	Note
		CL = 2	-	-	7.5	12	ns	
tcĸ	Clock cycle time	CL = 2.5	-	-	6	12	ns	
		CL = 3	4	12	5	12	ns	
tсн	Clock high level width		0.45	0.55	0.45	0.55	tcĸ	
tcL	Clock low level width		0.45	0.55	0.45	0.55	tcĸ	
thp	Clock half period		tCLMIN or tCHMIN	-	tclmin or tchmin	-	ns	2
tHZ	Data-out-high impedance time from	CK, CK	-	0.7	-	0.7	ns	3
tLZ	Data-out-low impedance time from C	CK, CK	-0.7	0.7	-0.7	0.7	ns	3
t DQSCK	DQS-out access time from CK, CK		-0.6	0.6	-0.6	0.6	ns	
tac	Output access time from CK, CK		-0.7	0.7	-0.7	0.7	ns	
toasa	DQS-DQ Skew		-	0.4	-	0.4	ns	
trpre	Read preamble		0.9	1.1	0.9	1.1	tcĸ	
trpst	Read postamble		0.4	0.6	0.4	0.6	tcĸ	
toass	CK to valid DQS-in		0.8	1.2	0.72	1.25	tcĸ	
twpres	DQS-in setup time		0	-	0	-	ns	4
twpre	DQS Write preamble		0.25	-	0.25	-	tcĸ	
twpst	DQS write postamble		0.4	0.6	0.4	0.6	tcĸ	5
tdash	DQS in high level pulse width		0.35	-	0.35	-	tcĸ	
togsl	DQS in low level pulse width		0.35	-	0.35	-	tcĸ	
tıs	Address and Control input setup time	е	0.7	-	0.7	-	ns	6
tıн	Address and Control input hold time		0.7	-	0.7	-	ns	6
tos	DQ & DM setup time to DQS		0.4	-	0.4	-	ns	
tон	DQ & DM hold time to DQS		0.4	-	0.4	-	ns	
tqн	DQ/DQS output hold time from DQS		t _{HP} - t _{QHS}	-	t _{HP} - t _{QHS}	-	ns	
trc	Row cycle time		55	-	55	-	ns	
trfc	Refresh row cycle time		70	-	70	-	ns	
tras	Row active time		40	70K	40	70K	ns	
trcd	Active to Read or Write delay		15	-	15	-	ns	
trp	Row precharge time		15	-	15	-	ns	
trrd	Row active to Row active delay		10	-	10	-	ns	
twr	Write recovery time		15	-	15	-	ns	
twr	Internal Write to Read Command De	elay	2	-	2	-	tcĸ	
tmrd	Mode register set cycle time		10	-	10	-	ns	
trefi	Average Periodic Refresh interval		-	7.8	-	7.8	μS	7
txsrd	Self refresh exit to read command de	elav	200	-	200	-	tck	
txsnr	Self refresh exit to non-read comma		75	-	75	-	ns	
tDAL	Auto Precharge write recovery + prec		twr+trp	-	twr+trp	-	ns	
tDIPW	DQ and DM input pulse width	gg	1.75	-	1.75	-	ns	
tipw	Control and Address input pulse wid	th	2.2	-	2.2	_	ns	
t _{QHS}	Data Hold Skew Factor		-	0.5	-	0.5	ns	
t _{DSS}	DQS falling edge to CK setup time		0.2	-	0.2	-	tcĸ	<u> </u>
t _{DSH}	DQS falling edge hold time from CK		0.2	-	0.2	-	tck	
t _{RAP}	Active to Autoprecharge Delay		t _{RCD} or	-	t _{RCD} or t _{RASmin}	-	ns	

Table 111 Hodenmionada 7 Her epotating demantione (100 = 2.01 ± 0.21, 1A = 40 00 0)	Table 17. Recommended A.C. 0	Operating Conditions ($(V_{DD} = 2.5V \pm 0.2V, T_A = -40 \sim 85 ^{\circ}C)$
---	------------------------------	------------------------	--

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
V _{IL} (AC)	Input Low Voltage (AC)	-	VREF - 0.31	٧
VID (AC)	Input Different Voltage, CK and $\overline{\text{CK}}$ inputs	0.7	VDDQ + 0.6	V
V _{IX} (AC)	Input Crossing Point Voltage, CK and $\overline{\text{CK}}$ inputs	0.5 x VDDQ - 0.2	0.5 x VDDQ + 0.2	V


Note:

- 1) Enables on-chip refresh and address counters.
- 2) Min(tcl, tch) refers to the smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) the and the transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tdoss.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address and CK & \overline{CK} slew rate $\geq 1.0 \text{V/ns}$.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 10
- 9) A.C. Test Conditions

Table 18. SSTL 2 Interface

Reference Level of Output Signals (VREF)	0.5 x Vddq
Output Load	Reference to the Test Load
Input Signal Levels	VREF + 0.31 V / VREF - 0.31 V
Input Signals Slew Rate	1 V/ns
Reference Level of Input Signals	0.5 x VDDQ

Figure 4. SSTL_2 A.C. Test Load




10) Power up Sequence

Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and V_{REF} when all input signals are held "NOP". state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200 µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

Timing Waveforms

Figure 5. Activating a Specific Row in a Specific Bank



RA=Row Address
BA=Bank Address

Figure 6. tRCD and tRRD Definition




Figure 7. READ Command





Figure 8. Read Burst Required CAS Latencies (CL=2)




Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n

Don't Care

Figure 9. Read Burst Required CAS Latencies (CL=2.5)




DO n=Data Out from column n

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n


Figure 10. Read Burst Required CAS Latencies (CL=3)



Burst Length=4

 ${\bf 3}$ subsequent elements of Data Out appear in the programmed order following DO ${\bf n}$

Figure 11. Consecutive Read Bursts Required CAS Latencies (CL=2)




 $Burst\ Length=4\ or\ 8\ (if\ 4,\ the\ bursts\ are\ concatenated;\ if\ 8,\ the\ second\ burst\ interrupts\ the\ first)$

3 subsequent elements of Data Out appear in the programmed order following DO n

 $3\ (or\ 7)$ subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Figure 12. Consecutive Read Bursts Required CAS Latencies (CL=2.5)




Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n

 $3\ (or\ 7)$ subsequent elements of Data Out appear in the programmed order following DO o

Read commands shown must be to the same device

	Don't	Care
--	-------	------

Figure 13. Consecutive Read Bursts Required CAS Latencies (CL=3)




Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)

3 subsequent elements of Data Out appear in the programmed order following DO n

3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Figure 14. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)




Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o) $\,$

Don't Care

Figure 15. Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



 $DO\ n\ (or\ o) = Data\ Out\ from\ column\ n\ (or\ column\ o)$

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)

Figure 16. Non-Consecutive Read Bursts Required CAS Latencies (CL=3)





Figure 17. Random Read Accesses Required CAS Latencies (CL=2)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks

Don't Care


Figure 18. Random Read Accesses Required CAS Latencies (CL=2.5)



DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks


Figure 19. Random Read Accesses Required CAS Latencies (CL=3)



DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks

Figure 20. Terminating a Read Burst Required CAS Latencies (CL=2)




Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n

Don't Care

Figure 21. Terminating a Read Burst Required CAS Latencies (CL=2.5)




DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

 $3 \ subsequent$ elements of Data Out appear in the programmed order following DO n


Figure 22. Terminating a Read Burst Required CAS Latencies (CL=3)



Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n

Figure 23. Read to Write Required CAS Latencies (CL=2)




Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

 $\boldsymbol{1}$ subsequent element of Data Out appears in the programmed order following DO \boldsymbol{n}

Data in elements are applied following DI o in the programmed order


Figure 24. Read to Write Required CAS Latencies (CL=2.5)



Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order

Figure 25. Read to Write Required CAS Latencies (CL=3)




Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order

	Don't	Care
--	-------	------

Figure 26. Read to Precharge Required CAS Latencies (CL=2)




Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met

Figure 27. Read to Precharge Required CAS Latencies (CL=2.5)




Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met

Figure 28. Read to Precharge Required CAS Latencies (CL=3)



Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8


 ${\bf 3}$ subsequent elements of Data Out appear in the programmed order following DO ${\bf n}$

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks


The Active command may be applied if tRC has been met

Figure 29. Write Command



CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge

Figure 30. Write Max DQSS




DI n = Data In for column n

 $\boldsymbol{3}$ subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

Figure 31. Write Min DQSS




DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

Figure 32. Write Burst Nom, Min, and Max tDQSS




3 subsequent elements of Data are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

DM=UDM & LDM

Figure 33. Write to Write Max tDQSS




3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data In are applied in the programmed order following DI o

Non-interrupted bursts of 4 are shown

DM= UDM & LDM

Figure 34. Write to Write Max tDQSS, Non Consecutive




3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data In are applied in the programmed order following DI o

Non-interrupted bursts of 4 are shown

DM= UDM & LDM

Figure 35. Random Write Cycles Max tDQSS




n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown

If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices DM = UDM & LDM

Figure 36. Write to Read Max tDQSS Non Interrupting



1 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 2 is shown


tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM

Figure 37. Write to Read Max tDQSS Interrupting



 $1\ subsequent\ elements\ of\ Data\ \ In\ are\ applied\ in\ the\ programmed\ order\ following\ DI\ n$

An interrupted burst of 8 is shown, 2 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM

	Don't Care
--	------------

EtronTech

Figure 38. Write to Read Max tDQSS, ODD Number of Data, Interrupting



DI n = Data In for column n


An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank $\mbox{DM}=\mbox{LDM}$ & UDM

Figure 39. Write to Precharge Max tDQSS, NON-Interrupting



1 subsequent elements of Data In are applied in the programmed order following DI n


A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

DM= UDM & LDM

Figure 40. Write to Precharge Max tDQSS, Interrupting




An interrupted burst of 4 or 8 is shown, 2 data elements are written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM

Figure 41. Write to Precharge Max tDQSS ODD Number of Data Interrupting




An interrupted burst of 4 or 8 is shown, 1 data element is written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM

Figure 42. Precharge Command



Rev.1.1 47 Mar. /2019

Figure 43. Power-Down




Figure 44. Clock Frequency Change in Precharge





Figure 45. Data input (Write) Timing




Burst Length = 4 in the case shown

3 subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}


Don't Care

Figure 46. Data Output (Read) Timing



Burst Length = 4 in the case shown


Figure 47. Initialize and Mode Register Sets



*=VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.


** = tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.

Figure 48. Power Down Mode




No column accesses are allowed to be in progress at the time Power-Down is entered *=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.

Figure 49. Auto Refresh Mode



*= "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC
DM, DQ and DQS signals are all "Don't Care" /High-Z for operations shown


Figure 50. Self Refresh Mode



^{*} = Device must be in the "All banks idle" state prior to entering Self Refresh mode

^{**} = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.


Figure 51. Read without Auto Precharge



NOP commands are shown for ease of illustration; other commands may be valid at these times

 $\label{precharge} \textbf{Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks}$

Figure 52. Read with Auto Precharge



DO n = Data Out from column n

Burst Length = 4 in the case shown

 $3\ subsequent\ elements\ of\ Data\ Out\ are\ provided\ in\ the\ programmed\ order\ following\ DO\ n$

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until tRAP has been satisfied. If Fast Autoprecharge is supported, tRAP = tRCD, else the READ may not be issued prior to tRASmin - (BL*tCK/2)

Figure 53. Bank Read Access




Figure 54. Write without Auto Precharge





Figure 55. Write with Auto Precharge



 $Burst\ Length = 4\ in\ the\ case\ shown$

3 subsequent elements of Data Out are provided in the programmed order following DI \boldsymbol{n}

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address, BA = Bank Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge

	Don't	Car
--	-------	-----


EtronTech

Figure 56. Bank Write Access




EtronTech

Figure 57. Write DM Operation




Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Figure 58. 66 Pin TSOP II Package Outline Drawing Information (Units: mm)



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
Α			1.2			0.047
A1	0.05		0.2	0.002		0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22		0.45	0.009		0.018
е		0.65			0.026	
С	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
Е	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1		0.8			0.032	
F		0.25			0.01	
θ	0°		8°	0°		8°
S		0.71			0.028	
ΩУ			0.10			0.004

Figure 59. 60-ball FBGA package 8x13x1.2 mm (max) Outline Drawing Information



Symbol	Dimension (inch)			Dimension (mm)		
	Min	Nom	Max	Min	Nom	Max
Α		1	0.047			1.20
A1	0.012	0.014	0.016	0.30	0.35	0.40
D	0.311	0.315	0.319	7.90	8.00	8.10
E	0.508	0.512	0.516	12.90	13.00	13.10
D1		0.252			6.40	
E1		0.433			11.00	
e1		0.039			1.00	
e2		0.031			0.80	
b	0.016	0.018	0.020	0.40	0.45	0.50
F		0.126			3.20	