EtronTech

EM6A8160TSD

4M x 16 bit DDR Synchronous DRAM (SDRAM)

Advance (Rev. 1.2, Nov. /2023)

Features

- Fast clock rate: 250/200MHz
- Differential Clock CK & CK
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 1M x 16-bit for each bank
- Programmable Mode and Extended Mode registers - CAS Latency: 2, 2.5, 3, 4
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0
- Auto Refresh and Self Refresh
- 4096 refresh cycles / 64ms
- Precharge & active power down
- Operating Temperature: TA = 0~70°C (Commercial)
- Power supplies: VDD & VDDQ = $2.5V \pm 0.2V$
- Interface: SSTL 2 I/O Interface
- Package: 66 Pin TSOP II, 0.65mm pin pitch
 - Pb free and Halogen free

Overview

The EM6A8160 SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 64 Mbits. It is internally configured as a guad 1M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and \overline{CK} . Read and write accesses to the SDRAM are burst oriented: accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The EM6A8160 provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, EM6A8160 features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth; result in a device particularly well suited to high performance main memory and graphics applications.

Table 1. Ordering Information

Part Number	Clock Frequency	Data Rate	Package		
EM6A8160TSD-4G	250MHz	500Mbps/pin	TSOP II		
EM6A8160TSD-5G	200MHz	400Mbps/pin	TSOP II		

TS: indicates TSOP II Package

D: indicates Generation Code

G: indicates Pb Free and Halogen Free

Etron Technology, Inc.

No. 6, Technology Rd. V, Hsinchu Science Park, Hsinchu, Taiwan 30078, R.O.C. TEL: (886)-3-5782345 FAX: (886)-3-5778671

Figure 1. Pin Assignment (Top View)





Figure 2. Block Diagram



Pad Descriptions

Table 2. Pad Details

Symbol	Туре	Description											
CK, CK	Input	Differential Clock: CK, \overline{CK} are driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. Both CK and \overline{CK} increment the internal burst counter and controls the output registers.											
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.											
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.											
A0-A11	Input	Address Inputs: A0-A11 are sampled during the BankActivate command (row address A0-A11) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge).											
CS	Input	Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered part of the command code.											
RAS	Input	Row Address Strobe: The \overline{RAS} signal defines the operation commands in conjunction with the \overline{CAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} and \overline{CS} are asserted "LOW" and \overline{CAS} is asserted "HIGH" either the Bank Activate command or the Precharge command is selected by the \overline{WE} signal. When the \overline{WE} is asserted "HIGH" the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \overline{WE} is asserted "LOW" the Precharge command is selected by BA is switched to the idle state after the precharge operation.											
CAS	Input	Column Address Strobe: The \overline{CAS} signal defines the operation commands in conjunction with the \overline{RAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} is held "HIGH" and \overline{CS} is asserted "LOW" the column access is started by asserting \overline{CAS} "LOW". Then, the Read or Write command is selected by asserting \overline{WE} "HIGH" or "LOW".											
WE	Input	Write Enable: The \overline{WE} signal defines the operation commands in conjunction with the \overline{RAS} and \overline{CAS} signals and is latched at the positive edges of CK. The \overline{WE} input is used to select the BankActivate or Precharge command and Read or Write command.											
LDQS, UDQS	Input / Output	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.											
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.											
DQ0-DQ15		Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.											
VDD	Supply	Power Supply: $2.5V \pm 0.2V$.											
Vss	Supply	Ground											
Vddq	Supply	DQ Power: 2.5V \pm 0.2V. Provide isolated power to DQs for improved noise immunity.											

EtronTech

Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	Reference Voltage for Inputs: +0.5 x VDDQ
NC	-	No Connect: These pins should be left unconnected.

Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Command	State	CKEn-1	CKEn	DM	BA0,1	A10	A 0-9, 11	CS	RAS	CAS	WE		
BankActivate	Idle ⁽³⁾	Н	Х	Х	V	Ro۱	w address	L	L	Н	Н		
BankPrecharge	Any	Н	Х	Х	V	L	L X		L	Н	L		
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L		
Write	Active ⁽³⁾	Н	Х	Х	V	L	Column address	L	Н	L	L		
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	Х	V	Н	(A0 ~ A7)	L	Н	L	L		
Read	Active ⁽³⁾	Н	Х	Х	V	L	Column address	L	Н	L	Н		
Read and Autoprecharge	Active ⁽³⁾	Н	Х	Х	V	Н	(A0 ~ A7)	L	Н	L	Н		
(Extended) Mode Register Set	Idle	Н	Х	Х		OP c	ode	L	L	L	L		
No-Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н		
Burst Stop	Active ⁽⁴⁾	Н	Х	Х	Х	Х	Х	L	н	Н	L		
Device Deselect	Any	Н	Х	Х	Х	Х	x x		Х	Х	Х		
AutoRefresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н		
SelfRefresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н		
SelfRefresh Exit	Idle	L	Н	Х	Х	Х	Х	Н	Х	Х	Х		
	(SelfRefresh)							L	Н	Н	Н		
Precharge Power Down	Idle	Н	L	Х	Х	Х	Х	Н	Х	Х	Х		
Mode Entry								L	Н	Н	Н		
Precharge Power Down	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х		
Mode Exit	(PowerDown)							L	Н	Н	Н		
Active Power Down Mode	Active	н	L	Х	Х	Х	Х	Н	Х	Х	Х		
Entry								L	V	V	V		
Active Power Down Mode	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х		
Exit	(PowerDown)							L	Н	Н	Н		
Data Input Mask Disable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х		
Data Input Mask Enable ⁽⁵⁾	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х		

Table 3. Truth Table (Note (1), (2))

Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level

2. CKEn signal is input level when commands are provided.

 $\ensuremath{\mathsf{CKE}}\xspace_{n-1}$ signal is input level one clock cycle before the commands are provided.

3. These are states of bank designated by BA signal.

4. Device state is 2, 4, and 8 burst operation.

5. LDM and UDM can be enabled respectively.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A11 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.

					-9.0			L	•											
	BA1	BA	۹0	A11	A10	Α	.9	A8	A7	A6	A5	5 A4	A	3	A2	ŀ	\ 1	A0	Ad	ldress Field
	0	C) F	RFU mı	ust be	set to	0 "0"		T.M. CAS Latency BT			Т	Burst			gth	ode Register			
				_															-	
				♦		_						♦					ł			
	A8	A7	Test Mode A6 A5 A4				A4	CAS Lat	ency	A3	Burst Ty	ре	A2	A1	A0	A0 Burst Length				
	0	0	Nor	mal m	ode	0	0	0	Reserv	/ed	0	Sequent	ential		0	0	Reserved			
	1	0	DL	L Res	set	0	0 0 1		Reserved		1	Interleav	Interleave		0	1	2			
	Х	1	Te	est mo	de	0	1	0	2					0	1	0		4		
1	↓					0	1	1	3					0	1	1		8		
	BA0	Ν	Mode	e		1	0	0	4					1	0	0	Re	eserve	d	
	0	I	MRS	5		1	0	1	Reserv	/ed	1		1	0	1	Reserved		d		
	1	E	MR	S		1	1	0	2.5					1	1	0	Re	eserve	d	
	1 1 1 Reserved									1	1	1	Re	eserve	d					

Table 4. Mode Register Bitmap

• Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

	_						
A2	A1	A0	Burst Length				
0	0	0	Reserved				
0	0	1	2				
0	1	0	4				
0	1	1	8				
1	0	0	Reserved				
1	0	1	Reserved				
1	1	0	Reserved				
1	1	1	Reserved				

Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Purat Longth	S	tart Addres	S	Sequential	Interleave		
Burst Length	A2	A1	A0	Sequential	Interieave		
2	Х	Х	0	0, 1	0, 1		
2	Х	Х	1	1, 0	1, 0		
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3		
4	Х	0	1	1, 2, 3, 0	1, 0, 3, 2		
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1		
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0		
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7		
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6		
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5		
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4		
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3		
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2		
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1		
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0		

• CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC(min)} \leq CAS$ Latency X t_{CK}

Table 8. CAS Latency

-			
A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	4 clocks
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode						
0	0	Normal mode						
1	0	DLL Reset						

• (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A11 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} . The state of A0 ~ A11, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. (The device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be high). A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	A0 Address Field			
0	1	R	FU mu	ist be	set to '	'0"	DS1	RFU	RFU must be set to "0" DS0 DLL						Extended Mode Register		
BA0	Mode	e	A6	A1	Driv	ve Stre	ength		Comment						DLL		
0	MRS	3	0	0		Full									Enable		
1	EMR	S	0	1		Weak	(Disable		
			1	1 0 RFU				Reserved For Future						<u> </u>		_	
	1 1 Matched impedance							e Out	Output driver matches impedance								

Table 11. Extended Mode Register Bitmap

Symbol	Item	Values	Unit
VI/O	Voltage on I/O Pins Relative to Vss	-0.5 ~ V _{DDQ} + 0.5	V
Vdd, Vddq	Voltage on VDD, VDDQ Supply Relative to Vss	-1 ~ 3.6	V
VIN	Voltage on Inputs Relative to Vss	-1 ~ 3.6	V
TA	Ambient Temperature	0 ~ 70	۰C
Тsтg	Storage Temperature	-55 ~ 150	۰C
PD	Power Dissipation	1	W
los	Short Circuit Output Current	50	mA

Note 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.

Table 13. Recommended D.C. Operating Conditions (VDD = 2.5V ±0.2V, TA = 0~70 °C)

Symbol	Parameter	Min.	Max.	Unit
Vdd	Power Supply Voltage	2.3	2.7	V
Vddq	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
VREF	Input Reference Voltage	0.49 x Vddq	0.51 x Vddq	V
VIH (DC)	Input High Voltage (DC)	Vref + 0.15	Vddq + 0.3	V
Vı∟(DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V
Vtt	Termination Voltage	Vref - 0.04	VREF + 0.04	V
VIN (DC)	Input Voltage Level, CK and \overline{CK} inputs	-0.3	Vddq + 0.3	V
VID (DC)	Input Different Voltage, CK and \overline{CK} inputs	0.36	VDDQ + 0.6	V
h	Input leakage current	-2	2	μA
loz	Output leakage current	-5	5	μA
Іон	Output High Current ($V_{OH} = 1.95V$)	-16.2	-	mA
lol	Output Low Current (VoL = 0.35V)	16.2	-	mA

Note 1. All voltages are referenced to Vss.

Table 14. Capacitance (VDD = 2.5V, TA = 25 °C)

Symbol	Parameter	Min.	Max.	Delta	Unit
CIN1	Input Capacitance (CK, \overline{CK})	2.0	3.0	0.25	pF
CIN2	Input Capacitance (All other input-only pins)	2.0	3.0	0.5	pF
Ci/o	DQ, DQS, DM Input/Output Capacitance	4.0	5.0	0.5	pF

Note 1: These parameters are guaranteed by design, periodically sampled and are not 100% tested.

Table 15. D.C. Characteristics (V_{DD} = $2.5V \pm 0.2V$, T_A = 0~70 °C)

Devemptor & Test Condition	Cumhal	-4	-5	l lusit	Note
Parameter & Test Condition	Symbol -	Μ	ax.	Unit	note
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	55	50	mA	
OPERATING CURRENT: One bank; Active-Read- Precharge; BL=4; tRC=tRC(min); tCK=tCK(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	60	55	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tCK=tCK(min); CKE=LOW	IDD2P	6	6	mA	
PRECHARGE FLOATING STANDBY CURRENT: CKE = HIGH; CS =HIGH(DESELECT); All banks idle; tcK=tcK(min); Address and control inputs changing once per clock cycle; VIN=VREF for DQ, DQS and DM	IDD2F	25	25	mA	
ACTIVE POWER-DOWN STANDBY CURRENT: one bank active; power-down mode; CKE=LOW; tck=tck(min); VIN=VREF for DQ, DQS and DM	IDD3P	17	17	mA	
ACTIVE STANDBY CURRENT : CS =HIGH;CKE=HIGH; one bank active ; tRC=tRAS(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	40	40	mA	
OPERATING CURRENT BURST READ: BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); lout=0mA;50% of data changing on every transfer	IDD4R	100	90	mA	
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst ;one bank active; address and control inputs changing once per clock cycle; tCK=tCK(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	95	85	mA	
AUTO REFRESH CURRENT: tRC=tRFC(min); tCK=tCK(min)	IDD5	65	65	mA	
SELF REFRESH CURRENT: Self Refresh Mode; CKE≦ 0.2V; tcκ=tcκ(min)	IDD6	3	3	mA	1
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	120	110	mA	

Table 16. Electrical Characteristics and Recommended A.C.Operating Condition

(VDD = $2.5V \pm 0.2V$, TA = 0~70 °C)

Symbol	Parameter		-4		-5		Unit	Note	
Symbol	Parameter		Min.	Max.	Min.	Max.	onit		note
		CL = 2	-	-	7.5	12	ns		
tor	Clock avala tima	CL = 2.5	-	-	6	12	ns		
tск	Clock cycle time	CL = 3	-	-	5	7.5	ns		
		CL = 4	4	7.5	-	-	ns		
tсн	Clock high level width		0.45	0.55	0.45	0.55	tск		
tc∟	Clock low level width		0.45	0.55	0.45	0.55	tск		
tнр	Clock half period		(tcL, tCH)min	-	(tcL, tcH)min	-	ns	2	
tнz	Data-out-high impedance time from	CK, CK	-	0.7	-	0.7	ns	3	
tız	Data-out-low impedance time from C	к, <u>СК</u>	-0.7	0.7	-0.7	0.7	ns	3	
tdqsck	DQS-out access time from CK, \overline{CK}		-0.6	0.6	-0.6	0.6	ns		
tac	Output access time from CK, \overline{CK}		-0.7	0.7	-0.7	0.7	ns		
toasa	DQS-DQ Skew		-	0.4	-	0.4	ns		
T RPRE	Read preamble		0.9	1.1	0.9	1.1	tск		
t RPST	Read postamble		0.4	0.6	0.4	0.6	tск		
toqss	CK to valid DQS-in		0.8	1.2	0.72	1.25	tск		
twpres	DQS-in setup time		0	-	0	-	ns	4	
twpre	DQS write preamble		0.25	-	0.25	-	tск		
twpst	DQS write postamble		0.4	0.6	0.4	0.6	tск	5	
tdqsн	DQS in high level pulse width		0.35	-	0.35	-	tск		
tdqsl	DQS in low level pulse width		0.35	-	0.35	-	tск		
tis	Address and Control input setup tir	ne	0.7	-	0.7	-	ns	6	
tıн	Address and Control input hold tim	е	0.7	-	0.7	-	ns	6	
tos	DQ & DM setup time to DQS		0.4	-	0.4	-	ns		
toн	DQ & DM hold time to DQS		0.4	-	0.4	-	ns		
tqн	DQ/DQS output hold time from DC)S	thp - t _{QHS}	-	thp - t _{QHS}	-	ns		
trc	Row cycle time		55	-	55	-	ns		
trfc	Refresh row cycle time		70	-	70	-	ns		
tras	Row active time		40	70k	40	70k	ns		
trcd	Active to Read or Write delay		15	-	15	-	ns		
trp	Row precharge time		15	-	15	-	ns		
trrd	Row active to Row active delay		10	-	10	-	ns		
twr	Write recovery time		15	-	15	-	ns		
twtr	Internal Write to Read Command [Delay	2	-	2	-	tск		
t MRD	Mode register set cycle time		10	-	10	-	ns		
trefi	Average Periodic Refresh interval		-	15.6	-	15.6	μS	7	
txsrd	Self refresh exit to read command de	elay	200	-	200	-	tск		
txsnr	Self refresh exit to non-read comma	nd delay	75	-	75	-	ns		
tdal	Auto Precharge write recovery + precha	arge time	twr + trp	-	twr + trp	-	ns		
tdipw	DQ and DM input pulse width		1.75	-	1.75	-	ns		
tipw	Control and Address input pulse w	idth	2.2	-	2.2	-	ns		
t _{QHS}	Data Hold Skew Factor		-	0.5	-	0.5	ns		
t _{DSS}	DQS falling edge to CK setup time		0.2	-	0.2	-	tск		
t _{DSH}	DQS falling edge hold time from CI	<	0.2	-	0.2	-	tск		
t _{RAP}	Active to Autoprecharge Delay		tRASmin	-	tRASmin	-	ns		


Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	Vref + 0.31	-	V
Vı∟ (AC)	Input Low Voltage (AC)	-	Vref - 0.31	V
VID (AC)	Input Different Voltage, CK and \overline{CK} inputs	0.7	VDDQ + 0.6	V
VIX (AC)	Input Crossing Point Voltage, CK and \overline{CK} inputs	0.5 x Vddq - 0.2	0.5 x Vddq + 0.2	V


Note:

- 1. Enables on-chip refresh and address counters.
- 2. Min(t_{CL}, t_{CH}) refers to the smaller of the actual clock low time and actual clock high time as provided to the device.
- 3. t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).
- 4. The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
- 5. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6. For command/address slew rate \geq 0.5V/ns and <1.0V/ns. For CK & \overline{CK} slew rate \geq 1.0V/ns.
- 7. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8. Power-up sequence is described in Note 10.
- 9. A.C. Test Conditions

Table 18. SSTL _2 Interface

Reference Level of Output Signals (VREF)	0.5 x VDDQ		
Output Load	Reference to the Test Load		
Input Signal Levels	VREF + 0.31 V / VREF - 0.31 V		
Input Signals Slew Rate	1 V/ns		
Reference Level of Input Signals	0.5 x Vddq		





EtronTech

10. Power up Sequence

Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum $200 \mu s$.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

11. Overshoot/Undershoot Specification

Table 19. AC Overshoot/Undershoot Specification

Parameter	Values	Unit
Maximum peak amplitude allowed for overshoot	1.5	V
Maximum peak amplitude allowed for undershoot	1.5	V
The area between the overshoot signal and VDD must be less than or equal to	4.5	V-ns
The area between the undershoot signal and GND must be less than or equal to	4.5	V-ns

Figure 4. Address and Control AC Overshoot and Undershoot Definition





Table 20. AC Overshoot/Undershoot Specification


Parameter	Values	Unit
Maximum peak amplitude allowed for overshoot	1.2	V
Maximum peak amplitude allowed for undershoot	1.2	V
The area between the overshoot signal and VDD must be less than or equal to	2.4	V-ns
The area between the undershoot signal and GND must be less than or equal to	2.4	V-ns

Figure 5. DQ/DM/DQS AC Overshoot and Undershoot Definition



Timing Waveforms

Figure 6. Activating a Specific Row in a Specific Bank



RA=Row Address BA=Bank Address



Figure 7. tRCD and tRRD Definition






Figure 8. READ Command



CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge

Figure 9. Read Burst Required CAS Latencies (CL=2)



DO n=Data Out from column n Burst Length=4 3 subsequent elements of Data Out appear in the programmed order following DO n

Don't Care







Figure 11. Read Burst Required CAS Latencies (CL=3)



Don't Care






Figure 12. Read Burst Required CAS Latencies (CL=4)

Figure 13. Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Figure 14. Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Figure 15. Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device

Don't Care






Figure 16. Consecutive Read Bursts Required CAS Latencies (CL=4)

3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o

Read commands shown must be to the same device

Figure 17. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)








Figure 18. Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)

Figure 19. Non-Consecutive Read Bursts Required CAS Latencies (CL=3)




Figure 20. Non-Consecutive Read Bursts Required CAS Latencies (CL=4)






Figure 21. Random Read Accesses Required CAS Latencies (CL=2)



DO n, etc. =Data Out from column n, etc.

n, etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks


Figure 22. Random Read Accesses Required CAS Latencies (CL=2.5)



rl, etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks

Don't Care






Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted


Reads are to active rows in any banks

Figure 24. Random Read Accesses Required CAS Latencies (CL=4)



Reads are to active rows in any banks





DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n

Figure 26. Terminating a Read Burst Required CAS Latencies (CL=2.5)




Figure 27. Terminating a Read Burst Required CAS Latencies (CL=3)




Figure 28. Terminating a Read Burst Required CAS Latencies (CL=4)





Figure 29. Read to Write Required CAS Latencies (CL=2)




DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n

Data in elements are applied following DI o in the programmed order

Figure 30. Read to Write Required CAS Latencies (CL=2.5)




DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n

Data in elements are applied following DI o in the programmed order

Figure 31. Read to Write Required CAS Latencies (CL=3)



Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n

Data in elements are applied following DI o in the programmed order





Figure 32. Read to Write Required CAS Latencies (CL=4)

Data in elements are applied following DI o in the programmed order

Figure 33. Read to Precharge Required CAS Latencies (CL=2)



DO n = Data Out from column n


Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8

3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks The Active command may be applied if tRC has been met

Figure 34. Read to Precharge Required CAS Latencies (CL=2.5)



DO n = Data Out from column n


Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8

3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks The Active command may be applied if tRC has been met

Figure 35. Read to Precharge Required CAS Latencies (CL=3)



Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n Precharge may be applied at (BL/2) tCK after the READ command Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks The Active command may be applied if tRC has been met

Don't Care





Figure 36. Read to Precharge Required CAS Latencies (CL=4)


Figure 37. Write Command



CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge



Figure 38. Write Max DQSS




DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)



Figure 39. Write Min DQSS




DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)




Figure 40. Write Burst Nom, Min, and Max tDQSS



DI n = Data In for column n 3 subsequent elements of Data are applied in the programmed order following DI n A non-interrupted burst of 4 is shown A10 is LOW with the WRITE command (AUTO PRECHARGE disabled) DM=UDM & LDM


Figure 41. Write to Write Max tDQSS



DI n , etc. = Data In for column n,etc.

3 subsequent elements of Data In are applied in the programmed order following DI n 3 subsequent elements of Data In are applied in the programmed order following DI o Non-interrupted bursts of 4 are shown DM= UDM & LDM


Figure 42. Write to Write Max tDQSS, Non Consecutive



DI n, etc. = Data In for column n, etc.
3 subsequent elements of Data In are applied in the programmed order following DI n
3 subsequent elements of Data In are applied in the programmed order following DI o
Non-interrupted bursts of 4 are shown

DM= UDM & LDM

Figure 43. Random Write Cycles Max TDQSS




DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices DM= UDM & LDM



Figure 44. Write to Read Max tDQSS Non Interrupting



DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n


A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank $\mbox{DM}=\mbox{UDM}\ \mbox{LDM}$

Figure 45. Write to Read Max tDQSS Interrupting



DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

An interrupted burst of 8 is shown, 2 data elements are written


tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM

Figure 46. Write to Read Max tDQSS, ODD Number of Data, Interrupting




DI n = Data In for column n

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element) A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM= LDM & UDM

Figure 47. Write to Precharge Max tDQSS, NON- Interrupting




DI n = Data In for column n

1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) DM= UDM & LDM


Figure 48. Write to Precharge Max tDQSS, Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 2 data elements are written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) *1 = can be don't care for programmed burst length of 4 *2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM


Figure 49. Write to Precharge Max tDQSS ODD Number of Data Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 1 data element is written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) *1 = can be don't care for programmed burst length of 4 *2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM

Figure 50. Precharge Command



BA= Bank Address (if A10 is LOW, otherwise don't care)




Figure 51. Power-Down






Figure 52. Clock Frequency Change in Precharge



52


Figure 53. Data input (Write) Timing



DI n = Data In for column n Burst Length = 4 in the case shown 3 subsequent elements of Data In are applied in the programmed order following DI n




Figure 54. Data Output (Read) Timing




Burst Length = 4 in the case shown

Figure 55. Initialize and Mode Register Sets




* = VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up. ** = tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.

Figure 56. Power Down Mode



No column accesses are allowed to be in progress at the time Power-Down is entered * = If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.


Figure 57. Auto Refresh Mode



* = " Don't Care ", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC DM, DQ and DQS signals are all " Don't Care "/High-Z for operations shown

Figure 58. Self Refresh Mode



* = Device must be in the "All banks idle" state prior to entering Self Refresh mode ** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.





Figure 59. Read without Auto Precharge



DO n = Data Out from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge


* = "Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH

NOP commands are shown for ease of illustration; other commands may be valid at these times

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Figure 60. Read with Auto Precharge



Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n


EN AP = Enable Autoprecharge

 $\mathsf{ACT}=\mathsf{ACTIVE},\,\mathsf{RA}=\mathsf{Row}\;\mathsf{Address}$

NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until tRAP has been satisfied. The READ may not be issued prior to tRASmin - (BL*tCK/2)

Figure 61. Bank Read Access



Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

* = " Don't Care ", if A10 is HIGH at this point

NOP commands are shown for ease of illustration; other commands may be valid at these times

Note that tRCD > tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)

____ Don't Care

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

Figure 62. Write without Auto Precharge





Figure 63. Write with Auto Precharge




EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm 25% window of the corresponding positive clock edge

Figure 64. Bank Write Access



Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI n


DIS AP = Disable Autoprecharge

* = " Don't Care ", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm 25% window of the corresponding positive clock edge Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Figure 65. Write DM Operation



DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data In are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*= " Don't Care ", if A10 is HIGH at this point


PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within

the $\pm 25\%$ window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Figure 66. 66 Pin TSOP II Package Outline Drawing Information (Units: mm)



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
A			1.2			0.047
A1	0.05		0.2	0.002		0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22		0.45	0.009		0.018
е		0.65			0.026	
С	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
E	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1		0.8			0.032	
F		0.25			0.01	
θ	0°		8°	0°		8°
S		0.71			0.028	
Ωy			0.10			0.004